# Release Notes for C51

**8051 Development Tool Kits**

This file contains release notes and last minute changes.

Information in this file, the accompany manuals, and software is

Copyright � 2016 ARM Ltd and ARM Germany GmbH.

All rights reserved.

## Contents

1. [What's New in C51](#_gjdgxs)
2. [Example Programs](#_30j0zll)
3. [Device Database�](#_1fob9te)
4. [Peripheral Simulation](#_3znysh7)
5. [Technical Support](#_2et92p0)
6. [Contact Details](#_tyjcwt)

## What's New in C51

The following sections list the changes instituted in each release of the C51 toolset.

### C51 Version 9.56 Release

* [**[Cx51 Compiler]**](http://www.keil.com/c51/cx51.asp)
  + Improved **C90** conformity for **ASSERT.H, FLOAT.H, MATH.H, STDARG.H, STDDEF.H, STDLIB.H, and STRING.H** header files.
  + Corrected: reduntant code genration. Under some circumstances the C51 compiler generates code which loads the accumulator register A twice. Example:  
    ........  
    10:  
    11: union X {  
    12: struct {  
    13: unsigned char l8 :8;  
    14: } v;  
    15: };  
    16:   
    17: union X xdata x \_at\_ 0x5800;  
    18: unsigned char t;  
    19:   
    20: void MyFunc(void) {  
    21: x.v.l8 = t;  
    22: }  
    23:  
    ........  
      
      
     21: x.v.l8 = t;  
     C:0x088C 90581D MOV DPTR,#0x581D -------+------o Suboptimal code generation  
     C:0x088F E0 MOVX A,@DPTR | <---- Superfluous register A load   
     C:0x0890 ED MOV A,R5 |  
     C:0x0891 F0 MOVX @DPTR,A -------+  
       
      
     21: x.v.l8 = t;  
     C:0x13BA 90581D MOV DPTR,#0x581D -------+------o Corrected code generation  
     C:0x13BD ED MOV A,R5 |  
     C:0x13BE F0 MOVX @DPTR,A -------+
  + Corrected: wrong code generation in case of bit-field computation inside a switch-case statement. Example:  
      
    #include   
      
    typedef struct sTest {  
     unsigned char b1 : 1;  
     unsigned char b2 : 1;  
    } t\_test;  
      
    xdata t\_test tSt;  
      
    void main (void) {  
      
     switch (tSt.b2) {  
     case 1:  
     P1 = 1;  
     break;  
     default:  
     P1 = 0;  
     break;  
     }  
      
      
    +-----------------------------  
    Wrong code generation  
    +-----------------------------  
     ; FUNCTION main (BEGIN)  
     ; SOURCE LINE # 10  
     ; SOURCE LINE # 12  
     0000 900000 R MOV DPTR,#tSt  
     0003 E0 MOVX A,@DPTR  
      
     0004 5402 ANL A,#02H -----------\  
     0006 14 DEC A +---- The compiler erroneously generates code which evaluates   
     0007 7004 JNZ ?C0003 -----------/ the bit position 0 instead the bit position 1.  
     |  
     |  
    +----------------------------- |  
    Corrected code generation |  
    +----------------------------- |  
     ; FUNCTION main (BEGIN) |  
     ; SOURCE LINE # 10 |  
     ; SOURCE LINE # 12 |  
     0000 900000 R MOV DPTR,#tSt |  
     0003 E0 MOVX A,@DPTR |  
     |  
     0004 C3 CLR C -----------\  
     0005 13 RRC A \  
     0006 5401 ANL A,#01H +---- The generated code evaluates now the bit position 1.   
     0008 14 DEC A /  
     0009 7004 JNZ ?C0003 -----------/
* [**[LX51 Linker/Locater]**](http://www.keil.com/c51/lx51.asp)
  + Corrected: Under some circumstances the LX51 locates the stack segment to a wrong adress inside the idata address space. This problem was introduced with C51 version 9.55. Example:  
    +------------------------------------------------------------------------  
    Wrong stack location inside the data/idata memory space   
    +------------------------------------------------------------------------  
       
    MEMORY MAP OF MODULE: Repro (?C\_STARTUP)   
       
    START STOP LENGTH ALIGN RELOC MEMORY CLASS SEGMENT NAME   
    =========================================================================   
       
    \* \* \* \* \* \* \* \* \* \* \* D A T A M E M O R Y \* \* \* \* \* \* \* \* \* \* \* \* \*   
    000000H 000007H 000008H --- AT.. DATA "REG BANK 0"   
    000008H 000015H 00000EH BYTE UNIT DATA ?DT?MAIN   
    000016H 000017H 000002H BYTE UNIT DATA ?DT?USB   
    000018H 000018H 000001H BYTE UNIT DATA ?DT?WATCHDOG   
    000019H 000019H 000001H BYTE UNIT DATA ?C?LIB\_DATA   
    00001AH 00001AH 000001H BYTE UNIT IDATA ?STACK <--------+--- Wrong stack location  
    00001BH.0 00001FH.7 000005H.0 --- --- \*\*GAP\*\* |  
    000020H.0 000020H.3 000000H.4 BIT UNIT BIT \_BIT\_GROUP\_ |  
    000020H.4 000020H.6 000000H.3 BIT UNIT BIT ?BI?MAIN |  
    000020H.7 000020H 000000H.1 --- --- \*\*GAP\*\* |  
    000021H 00004FH 00002FH BYTE UNIT DATA \_DATA\_GROUP\_ |  
    000050H 000077H 000028H BYTE UNIT DATA ?DT?GLOBALS |  
     |  
     |  
     |  
    +------------------------------------------------------------------------ |  
    Corrected stack location inside the data/idata memory space |  
    +------------------------------------------------------------------------ |  
     |  
    MEMORY MAP OF MODULE: Repro (?C\_STARTUP) |  
     |  
    START STOP LENGTH ALIGN RELOC MEMORY CLASS SEGMENT NAME |  
    ========================================================================= |  
     |  
    \* \* \* \* \* \* \* \* \* \* \* D A T A M E M O R Y \* \* \* \* \* \* \* \* \* \* \* \* \* |  
    000000H 000007H 000008H --- AT.. DATA "REG BANK 0" |  
    000008H 000015H 00000EH BYTE UNIT DATA ?DT?MAIN |  
    000016H 000017H 000002H BYTE UNIT DATA ?DT?USB |  
    000018H 000018H 000001H BYTE UNIT DATA ?DT?WATCHDOG |  
    000019H 000019H 000001H BYTE UNIT DATA ?C?LIB\_DATA |  
    00001AH.0 00001FH.7 000006H.0 --- --- \*\*GAP\*\* |  
    000020H.0 000020H.3 000000H.4 BIT UNIT BIT \_BIT\_GROUP\_ |  
    000020H.4 000020H.6 000000H.3 BIT UNIT BIT ?BI?MAIN |  
    000020H.7 000020H 000000H.1 --- --- \*\*GAP\*\* |  
    000021H 000050H 000030H BYTE UNIT DATA \_DATA\_GROUP\_ |  
    000051H 000078H 000028H BYTE UNIT DATA ?DT?GLOBALS |  
    000079H 000079H 000001H BYTE UNIT IDATA ?STACK <--------+--- Correct stack location
  + New: the warning **L48: Ignored Recursive Call Callee: function-name Caller: *function-name*** will be issued when a reentrant function calls a non-reentrant function.
* [**[A51 Assembler]**](http://www.keil.com/c51/a51.asp) and [**[AX51 Assembler]**](http://www.keil.com/c51/ax51.asp)
  + Removed: a path length limitation of 127 characters.
* **[New Supported Devices]**
  + [**ABOV**](http://www.keil.com/dd/chips/abov/8051.htm)  
    [MC95FG0128](http://www.keil.com/dd/chip/8051.htm), [MC95FG6128](http://www.keil.com/dd/chip/8052.htm), [MC95FG8128](http://www.keil.com/dd/chip/8053.htm), [MC95FG208](http://www.keil.com/dd/chip/8054.htm), [MC95FG308](http://www.keil.com/dd/chip/8055.htm),  
    [MC95FR332](http://www.keil.com/dd/chip/8056.htm), [MC95FR364](http://www.keil.com/dd/chip/8057.htm), [MC95FR432](http://www.keil.com/dd/chip/8058.htm), [MC95FR464](http://www.keil.com/dd/chip/8059.htm), [MC96F1206](http://www.keil.com/dd/chip/8060.htm),  
    [MC96F4548](http://www.keil.com/dd/chip/8061.htm), [MC96F6332](http://www.keil.com/dd/chip/8049.htm), [MC96F6432](http://www.keil.com/dd/chip/8050.htm), [MC96F6408A](http://www.keil.com/dd/chip/8062.htm), [MC96F6508A](http://www.keil.com/dd/chip/8063.htm),  
    [MC96F6632](http://www.keil.com/dd/chip/8064.htm), [MC96F6832](http://www.keil.com/dd/chip/8065.htm), [MC96F7064](http://www.keil.com/dd/chip/8066.htm), [MC96F7416A](http://www.keil.com/dd/chip/8067.htm), [MC96F7616A](http://www.keil.com/dd/chip/8068.htm),  
    [MC96F7616T](http://www.keil.com/dd/chip/8069.htm), [MC96F7816](http://www.keil.com/dd/chip/8070.htm), [MC96F7664](http://www.keil.com/dd/chip/8071.htm), [MC96F7864](http://www.keil.com/dd/chip/8072.htm), [MC96F7848C](http://www.keil.com/dd/chip/8073.htm),  
    [MC96F8204](http://www.keil.com/dd/chip/8074.htm), [MC96F8208](http://www.keil.com/dd/chip/8075.htm), [MC96F8216](http://www.keil.com/dd/chip/8076.htm), [MC96F8316](http://www.keil.com/dd/chip/8077.htm), [MC96FC664A](http://www.keil.com/dd/chip/8078.htm),  
    [MC96FC864A](http://www.keil.com/dd/chip/8079.htm), [MC96FD316](http://www.keil.com/dd/chip/8080.htm), [MC96FM204](http://www.keil.com/dd/chip/8081.htm), [MC96FM214](http://www.keil.com/dd/chip/8082.htm), [MC96FM408](http://www.keil.com/dd/chip/8083.htm),  
    [MC96FR116C](http://www.keil.com/dd/chip/8084.htm), [MC96FR3128](http://www.keil.com/dd/chip/8085.htm), [MC96FR4128](http://www.keil.com/dd/chip/8086.htm), [MC96FR332A](http://www.keil.com/dd/chip/8087.htm), [MC96FR364B](http://www.keil.com/dd/chip/8088.htm),  
    [MC96FR364C](http://www.keil.com/dd/chip/8089.htm), [MC96FT1616](http://www.keil.com/dd/chip/8090.htm), [MC96FT1704](http://www.keil.com/dd/chip/8091.htm), [MC96FT241](http://www.keil.com/dd/chip/8092.htm), [MC96FT242](http://www.keil.com/dd/chip/8093.htm),  
    [MC97F2464](http://www.keil.com/dd/chip/8094.htm), [MC97F2664](http://www.keil.com/dd/chip/8095.htm), [MC97F60128](http://www.keil.com/dd/chip/8096.htm), [MC97F66128](http://www.keil.com/dd/chip/8097.htm), [MC97F68128](http://www.keil.com/dd/chip/8098.htm),  
    [MC97F68128A](http://www.keil.com/dd/chip/8099.htm), and [MC97FG316](http://www.keil.com/dd/chip/8100.htm).
* [**[�Vision]**](http://www.keil.com/support/man/docs/uv4/default.htm)
  + This C51 release comes with **�Vision V5.20.0.39**.
* **[Supported Operating Systems]**
  + �Vision and it's dynamically loaded libraries (DLL) have been ported to **MSVC 2015**. MSVC 2015 does not officially support Windows XP anylonger.
  + Refer to [**System Requirements Overview**](http://www2.keil.com/system-requirements/) for hardware and operating system requirements.

### C51 Version 9.55 Release

* [**[Cx51 Compiler]**](http://www.keil.com/c51/cx51.asp)
  + Corrected: [**WARNING C182: pointer to different objects**](http://www.keil.com/support/man/docs/c51/c51_c182.htm) sometimes incorrect. Example:  
    int xxx[6];  
    int (\*ptr)[6];  
      
    void main(void) {  
     ptr = &xxx; /\* The compiler erroneously throws the WARNING C182: pointer to different objects for this assignment. \*/  
    }
  + Corrected: constant strings may be stored in the [**memory class**](http://www.keil.com/support/man/docs/lx51/lx51_in_memory.htm) CODE instead of CONST.. For example:  
    code char str1[] = "aaaaa";  
    code char str2[] = "bbbbb";  
    char \* arC;  
      
    void main(void) {  
     arC = str1;  
     arC = "xxxxx";  
    }  
      
    Wrong storage location for "aaaaa", "bbbbb", and "xxxxx". Correct storage location for "aaaaa", "bbbbb", and "xxxxx".  
      
    ?PR?main?MAIN SEGMENT CODE ?PR?main?MAIN SEGMENT CODE   
    ?CO?MAIN SEGMENT **CODE** ---------+ ?CO?MAIN SEGMENT **CONST** ---------+  
    ?DT?MAIN SEGMENT DATA | ?DT?MAIN SEGMENT DATA |  
     EXTRN CODE (?C\_STARTUP) | EXTRN CODE (?C\_STARTUP) |  
     PUBLIC arC | PUBLIC arC |  
     PUBLIC str2 | PUBLIC str2 |  
     PUBLIC str1 | PUBLIC str1 |  
     PUBLIC main | PUBLIC main |  
     | |  
     RSEG ?DT?MAIN | RSEG ?DT?MAIN |  
     arC: DS 3 | arC: DS 3 |  
     RSEG ?CO?MAIN <-----------------------+ Program Code RSEG ?CO?MAIN <-----------------------+ Constant  
    ?SC\_0: ?SC\_0:  
     DB 'x' ,'x' ,'x' ,'x' ,'x' ,000H DB 'x' ,'x' ,'x' ,'x' ,'x' ,000H  
    str1: str1:  
     DB 'a' ,'a' ,'a' ,'a' ,'a' ,000H DB 'a' ,'a' ,'a' ,'a' ,'a' ,000H  
    str2: str2:  
     DB 'b' ,'b' ,'b' ,'b' ,'b' ,000H DB 'b' ,'b' ,'b' ,'b' ,'b' ,000H
* [**[LX51 Linker/Locater]**](http://www.keil.com/c51/lx51.asp)
  + Added: in the LX51 map file a new section **LINKER CODE PACKING CROSS-REFERENCE** shows the usage of common code blocks from the various program segments. For example:  
      
    .....  
     21: if (\*line == '+' || \*line == '-') sign = (\*line++ == '+');  
    002593 EF MOV A,R7  
    002594 642B XRL A,#02BH  
    002596 6005 JZ ?C0009?CSAMPLE2  
    002598 D102 ACALL ?L?COM0001 <--------------------+  
    00259A B42D0D CJNE A,#02DH,?C0008?CSAMPLE2 |  
    00259D ?C0009?CSAMPLE2: |  
    00259D D131 ACALL ?L?COM0002 <--------+ |  
    00259F 7165 ACALL ?C?CLDPTR | |  
    0025A1 B42B03 CJNE A,#02BH,?C0010?CSAMPLE2 | |  
    ..... | |  
     | |  
    ----- FUNCTION ?L?COM0001 (BEGIN) ----- <--------------------+  
    002602 90102C MOV DPTR,#line | |  
    002605 E0 MOVX A,@DPTR | |  
    002606 FB MOV R3,A | |  
    002607 A3 INC DPTR | |  
    002608 E0 MOVX A,@DPTR | |  
    002609 FA MOV R2,A | |  
    00260A A3 INC DPTR | |  
    00260B E0 MOVX A,@DPTR | |  
    00260C F9 MOV R1,A | |  
    00260D 6165 AJMP ?C?CLDPTR | |  
    ----- FUNCTION ?L?COM0001 (END) ------- | |  
     | |  
    ----- FUNCTION ?L?COM0002 (BEGIN) ----- <--------+ |  
    002631 90102C MOV DPTR,#line | |  
    002634 E0 MOVX A,@DPTR | |  
    002635 FB MOV R3,A | |  
    002636 A3 INC DPTR | |  
    002637 E4 CLR A | |  
    002638 75F001 MOV B,#01H | |  
    00263B 71B8 ACALL ?C?ILDIX | |  
    00263D A9F0 MOV R1,B | |  
    00263F FA MOV R2,A | |  
    002640 22 RET | |  
    ----- FUNCTION ?L?COM0002 (END) ------- | |  
     | |  
     | |  
    **LINKER CODE PACKING CROSS-REFERENCE LISTING** | |  
     | |  
    NAME . . . . CLASS SIZE TYPE SEGMENT NAMES(ADDR) | |  
    =================================================== | |  
     | v  
    ?L?COM0001 . CODE 000DH PART ?L?COM0001 ?PR?\_ATOI?CSAMPLE2(10025B1H) ?PR?\_ATOI?CSAMPLE2(1002598H)  
     |  
     v  
    ?L?COM0002 . CODE 0010H PART ?L?COM0002 ?PR?\_ATOI?CSAMPLE2(100259DH) ?PR?\_GETLINE?CSAMPLE2(100261CH)   
    ...  
    ...
  + Corrected: When using the SEGMENTS directive to order segments, the order was violated (incorrect size optimization). For example:  
    Assembler source:  
      
    C2 SEGMENT ECODE  
     RSEG C2  
     T2: DB 0x7F  
      
    C1 SEGMENT ECODE SEG  
     RSEG C1  
     T1: DB 0x7F  
      
    C3 SEGMENT ECODE SEG  
     RSEG C3  
     T3: DB 0x7F   
     **defined segment order**  
     |---------------------|  
    LX51.EXE T1.obj TO T1.abs PRINT CLASSES(CODE(C:0X4000-C:0X8000),ECODE (C:0X4000-C:0X28000),XDATA (X:0X0000-X:0X09FF)) SEGMENTS (C3, C1, C2)  
       
      
    START STOP LENGTH ALIGN RELOC MEMORY CLASS SEGMENT NAME   
    =========================================================================  
    010000H 010007H 000008H SEG UNIT ECODE C3 -----+--- Wrong segment order.  
    010008H 010008H 000001H BYTE UNIT ECODE C2 |  
    010009H 01FFFFH 00FFF7H --- --- \*\*GAP\*\* |  
    020000H 020000H 000001H SEG UNIT ECODE C1 -----+  
      
      
      
      
    START STOP LENGTH ALIGN RELOC MEMORY CLASS SEGMENT NAME  
    =========================================================================  
    010000H 010007H 000008H SEG UNIT ECODE C3 -----+--- Correct segment order.  
    010008H 01FFFFH 00FFF8H --- --- \*\*GAP\*\* |  
    020000H 020000H 000001H SEG UNIT ECODE C1 |  
    020001H 020001H 000001H BYTE UNIT ECODE C2 -----+
  + Corrected: Using the **LAST** in the SEGMENTS directive was ignored for linker code packing segments. For example:  
    LX51 TC\_0.obj, TC\_1.obj TO T PRINT CLASSES (EDATA (0X0000-0X03FF), XDATA (X:0X0000-X:0X113F)) SEGMENTS (?PR?TEST2?TC\_1,?PR?TEST?TC\_1(LAST))  
     |  
    wrong: |  
    START STOP LENGTH ALIGN RELOC MEMORY CLASS SEGMENT NAME |  
    ========================================================================= |  
    .... |  
    000087H 00008EH 000008H BYTE UNIT CODE ?L?COM0007 |  
    00008FH 000096H 000008H BYTE UNIT CODE ?PR?MAIN?TC\_0 |  
    000097H --- 000000H BYTE UNIT CODE ?PR?TEST2?TC\_1 |  
    000097H 0000AFH 000019H BYTE UNIT CODE ?PR?TEST?TC\_1 <-----------------------------------------------+  
    0000B0H 00011CH 00006DH BYTE UNIT CODE ?PR?\_TESTDUMMYCODE?TC\_1 |  
    00011DH 00012CH 000010H BYTE UNIT CODE ?L?COM0002 |  
    00012DH 000147H 00001BH BYTE UNIT CODE ?L?COM0001 |  
    000148H 000149H 000002H BYTE UNIT CODE ?PR?FAIL?TC\_1 |  
     |  
    correct: |  
    START STOP LENGTH ALIGN RELOC MEMORY CLASS SEGMENT NAME |  
    ========================================================================= |  
    .... |  
    000081H 000088H 000008H BYTE UNIT CODE ?L?COM0006 |  
    000089H 000090H 000008H BYTE UNIT CODE ?L?COM0007 |  
    000091H 000098H 000008H BYTE UNIT CODE ?PR?MAIN?TC\_0 |  
    000099H 00009AH 000002H BYTE UNIT CODE ?PR?FAIL?TC\_1 |  
    00009BH 000107H 00006DH BYTE UNIT CODE ?PR?\_TESTDUMMYCODE?TC\_1 |  
    000108H 000117H 000010H BYTE UNIT CODE ?L?COM0002 |  
    000118H 000132H 00001BH BYTE UNIT CODE ?L?COM0001 |  
    000133H 00014BH 000019H BYTE UNIT CODE ?PR?TEST?TC\_1 <-----------------------------------------------+
  + Corrected: **CONST** When using the SEGMENTS directive to specify an address, the segment address was moved during linker code packing. For example:  
    C-Code snippet:  
    #pragma userclass(code = XXX)  
    const char code xxx[30] \_at\_ **0x1234**;  
      
    LX51 CSAMPLE2.obj TO CSample CLASSES (CODE(C:0X2000-C:0X2FFF), CONST(C:0X2000-C:0X2FFF), ECODE(C:0X2000-C:0X2FFF), HCONST(C:0X2000-C:0X2FFF))  
      
    wrong:  
    START STOP LENGTH ALIGN RELOC MEMORY CLASS SEGMENT NAME  
    =========================================================================  
    000000H 000002H 000003H --- OFFS.. CODE ?CO??C\_STARTUP?0  
    000003H 000019H 000017H BYTE UNIT CODE\_XXX ?PR?GETNUMBER?CSAMPLE2  
    00001AH 0000A3H 00008AH BYTE UNIT CODE\_XXX ?PR?\_ATOI?CSAMPLE2  
    0000A4H 0000B4H 000011H BYTE UNIT CODE\_XXX ?PR?\_GETLINE?CSAMPLE2  
    0000B5H 0000B6H 000002H --- --- \*\*GAP\*\*  
    **0000B7H** 0000D4H 00001EH BYTE OFFS.. CODE\_XXX ?CO?CSAMPLE2?0  
    0000D5H 001FFFH 001F2BH --- --- \*\*GAP\*\*  
    002000H 002364H 000365H BYTE UNIT CODE ?PR?PRINTF?PRINTF  
      
    correct:  
    START STOP LENGTH ALIGN RELOC MEMORY CLASS SEGMENT NAME  
    =========================================================================  
    000000H 000002H 000003H --- OFFS.. CODE ?CO??C\_STARTUP?0  
    000003H 000019H 000017H BYTE UNIT CODE\_XXX ?PR?GETNUMBER?CSAMPLE2  
    00001AH 0000A3H 00008AH BYTE UNIT CODE\_XXX ?PR?\_ATOI?CSAMPLE2  
    0000A4H 0000B4H 000011H BYTE UNIT CODE\_XXX ?PR?\_GETLINE?CSAMPLE2  
    0000B5H 001233H 00117FH --- --- \*\*GAP\*\*  
    **001234H** 001251H 00001EH BYTE OFFS.. CODE\_XXX ?CO?CSAMPLE2?0  
    001252H 001FFFH 000DAEH --- --- \*\*GAP\*\*  
    002000H 002364H 000365H BYTE UNIT CODE ?PR?PRINTF?PRINTF
  + Corrected: Do not show empty segments as overlapping. For example:  
    START STOP LENGTH ALIGN RELOC MEMORY CLASS SEGMENT NAME  
    =========================================================================  
      
    010000H 010007H 000008H SEG UNIT ECODE C3  
    010008H 010008H 000001H BYTE UNIT ECODE C2  
    \*\*\* OVERLAP \*\*\* <--- There is no real overlap because the next segment is empty  
    010008H --- 000000H BYTE UNIT ECODE C1
* [**[�Vision]**](http://www.keil.com/support/man/docs/uv4/default.htm)
  + This C51 release comes with **�Vision V5.14.2.1**.

### C51 Version 9.54a Release

* [**[�Vision]**](http://www.keil.com/uvision/)
  + This C51 release comes with **�Vision V5.14.2**.
  + Corrected: Potential error that stopped processing of uVision **Debugger Initialization Files (\*.ini)** that are larger than 4096 bytes.

### C51 Version 9.54 Release

* **[LX51 Linker/Locater]**
  + Corrected: under some circumstances the LX51 ingnores the [NOJMPTAB](http://www.keil.com/support/man/docs/lx51/lx51_nojmptab.htm) directive and and throws erroneously the following error:  
    \*\*\* ERROR L210: I/O ERROR ON INPUT FILE:  
     EXCEPTION 0021H: PATH OR FILE NOT FOUND  
     FILE: C:\KEIL\C51\LIB\L51\_BANK.OBJ
* [**[A51 Macro Assembler]**](http://www.keil.com/c51/a51.asp) and [**AX51 Macro Assembler]**](http://www.keil.com/c51/ax51.asp)
  + Corrected: under some circumstances the assembler shows wrong line numbers if an $include file cannot be found. The root cause for this behavior is the erroneous line number generation by the preprocessor.  
    Example:  
    NAME xxx  
    S SEGMENT CODE  
     RSEG S  
    #line ; The preprocessor generates wrong line numbers if an $include file cannot be found.  
    PUT: MOV A,#x ; The assembler shows these wrong line numbers inside the build output window as part of a warning or error message.  
     RET  
     END
* [**[OHX51 Object to Hex converter]**](http://www.keil.com/c51/OHX51.asp)

Modified\corrected:

* + The OHX51 creates [hex records](http://www.keil.com/support/docs/1584.htm) that crosses 64Kbyte boundaries which is not allowed.  
    For example: defining a HCONST segment ?HC?UCL with a size of 128Kbyte will cross two times the 64Kbyte boundaries at 0x810000 and 0x820000. Mapfile entry for this segment.  
    .....  
    800020H 82000FH 01FFF0H BYTE UNIT HCONST ?HC?UCL  
    .....  
    The resulting hex file is wrong at these 64Kbyte boundaries. One HEX record (equates to one line) must not cross a 64Kbyte boundary:  
    Line HEX record  
      
    .....  
    00021 :0200000400807A ; switch to segment 0x80  
    .....  
    04119 :10FFFC00215E5F5E48656C6C6F204169726F686151 ; starts at 0xFFFC and crosses the 64K boundary  
     ||||||  
     ||AAAA -> Address  
     LL------> Record length  
      
    04120 :02000004008179 ; switch to segment 0x81  
    04121 :10000C00215E5F5E48656C6C6F204169726F686140 ; starts at 0x000C  
    .....  
    .....  
    .....  
    08218 :10FFF800726F6861215E5F5E48656C6C6F20416955 ; starts at 0xFFF8 and crosses the 64K boundary  
     ||||||  
     ||AAAA -> Address  
     LL------> Record length  
      
    08219 :02000004008278 ; switch to segment 0x82  
    08220 :08000800726F6861215E5F5E0A ; starts at 0x0008  
    .....
* **[Device Simulation]**
  + Corrected: for Silabs C8051F33x based devices the simulation of the watchdog timer triggers unexpectedly a reset.
* **[New Supported Devices]**
  + [**CAST**](http://www.keil.com/dd/chips/cast/8051.htm)  
    [T8051XC3](http://www.keil.com/dd/chip/8016.htm), [L8051XC1-515](http://www.keil.com/dd/chip/8015.htm), [L8051XC1-320](http://www.keil.com/dd/chip/8014.htm), [S8051XC3-C(517)](http://www.keil.com/dd/chip/8013.htm), and [S8051XC3-C(430)](http://www.keil.com/dd/chip/8012.htm).
  + [**Silabs**](http://www.keil.com/dd/chips/siliconlabs/8051.htm)  
    [EFM8BB10F2G\_A\_QFN20](http://www.keil.com/dd/chip/7985.htm), [EFM8BB10F4G\_A\_QFN20](http://www.keil.com/dd/chip/7984.htm), [EFM8BB10F8G\_A\_QFN20](http://www.keil.com/dd/chip/7982.htm), [EFM8BB10F8G\_A\_QSOP24](http://www.keil.com/dd/chip/7981.htm),  
    [EFM8BB10F8G\_A\_SOIC16](http://www.keil.com/dd/chip/7983.htm), [EFM8BB21F16G\_A\_QFN20](http://www.keil.com/dd/chip/7989.htm), [EFM8BB21F16G\_A\_QSOP24](http://www.keil.com/dd/chip/7988.htm), [EFM8BB22F16G\_A\_QFN28](http://www.keil.com/dd/chip/7986.htm),  
    [EFM8SB10F2G\_A\_QFN20](http://www.keil.com/dd/chip/8011.htm), [EFM8SB10F4G\_A\_QFN20](http://www.keil.com/dd/chip/7993.htm), [EFM8SB10F8G\_A\_QFN20](http://www.keil.com/dd/chip/7992.htm), [EFM8SB10F8G\_A\_QFN24](http://www.keil.com/dd/chip/7991.htm),  
    [EFM8SB10F8G\_A\_QSOP24](http://www.keil.com/dd/chip/7990.htm), [EFM8SB20F16G\_A\_QFN24](http://www.keil.com/dd/chip/8000.htm), [EFM8SB20F32G\_A\_LQFP32](http://www.keil.com/dd/chip/7999.htm), [EFM8SB20F32G\_A\_QFN24](http://www.keil.com/dd/chip/7998.htm),  
    [EFM8SB20F32G\_A\_QFN32](http://www.keil.com/dd/chip/7997.htm), [EFM8SB20F64G\_A\_LQFP32](http://www.keil.com/dd/chip/7995.htm), [EFM8SB20F64G\_A\_QFN24](http://www.keil.com/dd/chip/7996.htm), [EFM8SB20F64G\_A\_QFN32](http://www.keil.com/dd/chip/7994.htm),  
    [EFM8UB10F16G\_A\_QFN20](http://www.keil.com/dd/chip/8003.htm), [EFM8UB10F16G\_A\_QFN28](http://www.keil.com/dd/chip/8001.htm), [EFM8UB10F8G\_A\_QFN20](http://www.keil.com/dd/chip/8010.htm), [EFM8UB11F16G\_A\_QSOP24](http://www.keil.com/dd/chip/8002.htm),  
    [EFM8UB20F32G\_A\_LQFP32](http://www.keil.com/dd/chip/8008.htm), [EFM8UB20F32G\_A\_QFN32](http://www.keil.com/dd/chip/8009.htm), [EFM8UB20F32G\_A\_TQFP48](http://www.keil.com/dd/chip/8007.htm), [EFM8UB20F64G\_A\_LQFP32](http://www.keil.com/dd/chip/8005.htm),  
    [EFM8UB20F64G\_A\_QFN32](http://www.keil.com/dd/chip/8006.htm), and [EFM8UB20F64G\_A\_TQFP48](http://www.keil.com/dd/chip/8004.htm).
* [**[�Vision]**](http://www.keil.com/uvision/)
  + This C51 release comes with **�Vision V5.14.1**.

### C51 Version 9.53 Release

* **[LX51 Linker/Locater]**
  + Implemented: the  [**PUBLICSONLY**](http://www.keil.com/support/man/docs/lx51/lx51_publicsonly.htm)  Linker directive.  
    The generated objectfile contains only public symbol information from the inputfile.
  + Enhanced: LX51 code optimization now removes common blocks for unused functions. Example:  
      
    unsigned char a, b, c;  
    unsigned char darr [0x10];  
      
    void FuncA (void) {  
     darr[c] = darr[b];  
    }  
      
    void FuncB (void) {  
     darr[c] = darr[b];  
    }  
      
    void FuncC (void) {  
     darr[c] = darr[a] + darr[b];  
    }  
      
    void FuncD (void) {  
     darr[c] = darr[a] + darr[b];  
    }  
      
    void main(void) {  
     FuncA ();  
     FuncB ();  
     while(1);  
    }  
      
      
    ; FUNCTION FuncA (BEGIN) ; FUNCTION FuncB (BEGIN) ; FUNCTION FuncC (BEGIN) ; FUNCTION FuncD (BEGIN)   
     R MOV A,#LOW darr R MOV A,#LOW darr R MOV A,#LOW darr ----- + ----- R MOV A,#LOW darr   
     R ADD A,b R ADD A,b R ADD A,b | R ADD A,b   
     MOV R0,A ----- + ----- MOV R0,A MOV R0,A | MOV R0,A   
     MOV A,@R0 | MOV A,@R0 MOV A,@R0 | MOV A,@R0   
     MOV R7,A | MOV R7,A MOV R7,A | MOV R7,A   
     R MOV A,#LOW darr | R MOV A,#LOW darr R MOV A,#LOW darr ----- + ----- R MOV A,#LOW darr   
     R ADD A,c | R ADD A,c R ADD A,a | R ADD A,a   
     MOV R0,A | MOV R0,A MOV R0,A | MOV R0,A   
     MOV @R0,AR7 ----- + ----- MOV @R0,AR7 MOV A,@R0 | MOV A,@R0   
     RET | RET ADD A,R7 | ADD A,R7   
     o-> Common code for FuncA and FuncB MOV R7,A | MOV R7,A   
     R MOV A,#LOW darr | R MOV A,#LOW darr   
     R ADD A,c | R ADD A,c   
     MOV R0,A | MOV R0,A   
     MOV @R0,AR7 | MOV @R0,AR7   
     RET | RET   
     o-> Common code for FuncC and FuncD   
      
    In the example above the functions FuncC() and FuncD() are removed when the [**REMOVEUNUSED**](http://www.keil.com/support/man/docs/lx51/lx51_removeunused.htm) linker directive is specified. Now, the first part of the common code block (FUNCTION ?L?COM0001) is no longer necessary. In previous versions this was still part of the image. With the new linker enhancement even this code block is removed.  
    ----- FUNCTION ?L?COM0001 (BEGIN) -----   
    000021 7408 MOV A,#LOW darr ---+   
    000023 2519 ADD A,b |\   
    000025 F8 MOV R0,A | \   
    000026 E6 MOV A,@R0 | o-> Common code for FuncC and FuncD   
    000027 FF MOV R7,A |   
    000028 7408 MOV A,#LOW darr ---+   
    00002A ?L?COM0002:   
    00002A F8 MOV R0,A ---+   
    00002B E6 MOV A,@R0 |\   
    00002C FF MOV R7,A | \   
    00002D 7408 MOV A,#LOW darr | o-> Common code for FuncA and FuncB   
    00002F 251A ADD A,c |   
    000031 F8 MOV R0,A |   
    000032 A607 MOV @R0,AR7 ---+   
    000034 22 RET   
    ----- FUNCTION ?L?COM0001 (END) -------
* **[AX51 Assembler]**
  + Enhanced: [**SEGMENT**](http://www.keil.com/support/man/docs/a51/a51_st_segment.htm) assembler statement now also supports ALIGN (1) as minimum *alignment* value.
* **[New Supported Devices]**
  + [**CAST**](http://www.keil.com/dd/chips/cast/8051.htm)  
    [S8051XC3](http://www.keil.com/dd/chip/7674.htm).
  + [**Maxim**](http://www.keil.com/dd/chips/maxim/8051.htm)  
    [78M6613](http://www.keil.com/dd/chip/7693.htm).
  + [**SigmaDesigns**](http://www.keil.com/dd/chips/sigmadesigns/8051.htm)  
    [ZM3102](http://www.keil.com/dd/chip/7706.htm), [ZM4102](http://www.keil.com/dd/chip/7705.htm), [ZM4101](http://www.keil.com/dd/chip/7704.htm), and [SD3402](http://www.keil.com/dd/chip/7703.htm).
  + [**Silabs**](http://www.keil.com/dd/chips/siliconlabs/8051.htm)  
    [C8051F970-A-GM](http://www.keil.com/dd/chip/7697.htm), [C8051F971-A-GM](http://www.keil.com/dd/chip/7698.htm), [C8051F972-A-GM](http://www.keil.com/dd/chip/7699.htm), [C8051F973-A-GM](http://www.keil.com/dd/chip/7700.htm), [C8051F974-A-GM](http://www.keil.com/dd/chip/7771.htm), [C8051F975-A-GM](http://www.keil.com/dd/chip/7772.htm),  
    [C8051F370](http://www.keil.com/dd/chip/6650.htm), [C8051F371](http://www.keil.com/dd/chip/6651.htm), [C8051F374](http://www.keil.com/dd/chip/6652.htm), [C8051F375](http://www.keil.com/dd/chip/6653.htm),  
    [C8051F388](http://www.keil.com/dd/chip/7465.htm), [C8051F389](http://www.keil.com/dd/chip/7466.htm), [C8051F38A](http://www.keil.com/dd/chip/7467.htm), [C8051F38B](http://www.keil.com/dd/chip/7468.htm), [C8051F38C](http://www.keil.com/dd/chip/7464.htm),  
    [C8051F390](http://www.keil.com/dd/chip/6654.htm), [C8051F391](http://www.keil.com/dd/chip/6655.htm), [C8051F392](http://www.keil.com/dd/chip/6656.htm), [C8051F393](http://www.keil.com/dd/chip/6657.htm), [C8051F394](http://www.keil.com/dd/chip/6658.htm), [C8051F395](http://www.keil.com/dd/chip/6659.htm), [C8051F396](http://www.keil.com/dd/chip/6660.htm), [C8051F397](http://www.keil.com/dd/chip/6661.htm), [C8051F398](http://www.keil.com/dd/chip/6662.htm), [C8051F399](http://www.keil.com/dd/chip/6663.htm),  
    [C8051F750](http://www.keil.com/dd/chip/6901.htm), [C8051F750B](http://www.keil.com/dd/chip/6902.htm), [C8051F751](http://www.keil.com/dd/chip/6903.htm), [C8051F751B](http://www.keil.com/dd/chip/6904.htm), [C8051F752](http://www.keil.com/dd/chip/6905.htm), [C8051F752B](http://www.keil.com/dd/chip/6906.htm), [C8051F755B](http://www.keil.com/dd/chip/6907.htm), [C8051F756B](http://www.keil.com/dd/chip/6908.htm), [C8051F757B](http://www.keil.com/dd/chip/6909.htm),  
    [C8051F760](http://www.keil.com/dd/chip/6497.htm), [C8051F761](http://www.keil.com/dd/chip/6498.htm), [C8051F762](http://www.keil.com/dd/chip/6499.htm), [C8051F765](http://www.keil.com/dd/chip/6500.htm), [C8051F766](http://www.keil.com/dd/chip/6501.htm), [C8051F767](http://www.keil.com/dd/chip/6502.htm),  
    [C8051T626](http://www.keil.com/dd/chip/6664.htm), [C8051T627](http://www.keil.com/dd/chip/6665.htm), [C8051T670](http://www.keil.com/dd/chip/6910.htm), and [C8051T671](http://www.keil.com/dd/chip/6911.htm).
  + [**Texas Instruments**](http://www.keil.com/dd/chips/ti/8051.htm)  
    [CC2541F128](http://www.keil.com/dd/chip/6997.htm), [CC2541F256](http://www.keil.com/dd/chip/6998.htm), [CC2543](http://www.keil.com/dd/chip/7694.htm), [CC2544](http://www.keil.com/dd/chip/7695.htm), and [CC2545](http://www.keil.com/dd/chip/7696.htm).
  + [**Vitesse**](http://www.keil.com/dd/chips/vitesse/8051.htm)  
    [VSC7388](http://www.keil.com/dd/chip/7372.htm), [VSC7389](http://www.keil.com/dd/chip/7367.htm), [VSC7390](http://www.keil.com/dd/chip/7368.htm), [VSC7391](http://www.keil.com/dd/chip/7369.htm), [VSC7395](http://www.keil.com/dd/chip/4187.htm), [VSC7420](http://www.keil.com/dd/chip/7370.htm), and [VSC7422](http://www.keil.com/dd/chip/7371.htm).
* [**[�Vision]**](http://www.keil.com/uvision/)
  + This C51 release comes with **�Vision V5.11.2.0**.

### C51 Version 9.52 Release

* **[Cx51 Compiler]**
  + Modified: the warning **C294: unreachable code** will be issued instead of a compiler error for unreachable code statements. Example:  
      
    int foo = 1 ;  
    int bar ;  
      
    int main( void )  
    {  
     switch( foo )  
     {  
     bar = 0 ; // warning C294: unreachable code  
     case 1:  
     bar = 1 ;  
     break ;  
     case 2:  
     bar = 2 ;  
     break ;  
     }  
     return( 0 ) ;  
    }
  + Corrected: wrong **XDATA** address calculation which may occurs with combined pointer and int arithmetic. Example:  
      
    unsigned char xdata b[256]; // Problem does not exist when array size > 256  
    void xdata \*p;  
    unsigned int i = 256;  
      
    void main (void) {  
     p = &b[256-i]; // Correct result.  
     p = b + 256 - i; // Incorrect result. Only the LOW BYTE of i has been used for the calculation.  
    }
  + Corrected: an ignored pointer cast which occurs under some circumstances with far and generic pointers. Example:  
      
    unsigned short foo (char far \*farPtr) {  
      
     return (unsigned char) farPtr; // Explicite cast is ignored.  
    }
* **[LX51 Linker/Locater]**
  + Corrected: a wrong address calculation which occurs when **const** in **code banks** combined with **linker code packing**.
  + Added: **Error 144: OVERLAY GROUP SEGMENT CANNOT HAVE 'LAST' ADDRESS ASSIGNMENT** message. The **LAST** attribute cannot be used to locate segments that collect overlayable segments.
* **[AX51 Assembler]**
  + Corrected: an erroneously issued **error A57 'REGISTER USAGE' REQUIRES A PUBLIC CODE SYMBOL** which occurs when **REGUSE** directive is used by mixed-case (composed by upper and lower case characters) symbols.
* **[New Supported Devices]**
  + - [**Texas Instruments**](http://www.keil.com/dd/chips/ti/8051.htm)  
      [CC2541F128](http://www.keil.com/dd/chip/6997.htm) and [CC2541F256](http://www.keil.com/dd/chip/6998.htm).
* [**[ULink2]**](http://www.keil.com/ulink/)
  + Wiht this release the firmware of the **ULINK2** target debuger will be updated to version 2 which will not work with older C51 installations.  
    The **.\C51\ULINK\Utilities\UL2\_Configure.exe** tool allows to switch back to an older firmware version when backward compatibility is needed.
* [**[�Vision]**](http://www.keil.com/uvision/)
  + This C51 release comes with **�Vision V4.72.9.0**.

### C51 Version 9.50a Release

* [**[�Vision]**](http://www.keil.com/uvision/)
  + This C51 release comes with **�Vision V4.53.0.6**.

### C51 Version 9.50 Release

* **[New Supported Devices]**
  + - [**Cypress**](http://www.keil.com/dd/chips/cypress/8051.htm)  
      [CY8C3244AXI-153](http://www.keil.com/dd/chip/6416.htm), [CY8C3244LTI-123](http://www.keil.com/dd/chip/6418.htm), [CY8C3244LTI-130](http://www.keil.com/dd/chip/6417.htm), [CY8C3244PVI-133](http://www.keil.com/dd/chip/6419.htm), [CY8C3245AXI-158](http://www.keil.com/dd/chip/6420.htm), [CY8C3245AXI-166](http://www.keil.com/dd/chip/6424.htm), [CY8C3245LTI-129](http://www.keil.com/dd/chip/6426.htm), [CY8C3245LTI-139](http://www.keil.com/dd/chip/6422.htm), [CY8C3245LTI-144](http://www.keil.com/dd/chip/6425.htm), [CY8C3245LTI-163](http://www.keil.com/dd/chip/6421.htm), [CY8C3245PVI-134](http://www.keil.com/dd/chip/6423.htm), [CY8C3245PVI-150](http://www.keil.com/dd/chip/6427.htm), [CY8C3246AXI-131](http://www.keil.com/dd/chip/6430.htm), [CY8C3246AXI-138](http://www.keil.com/dd/chip/6433.htm), [CY8C3246LTI-125](http://www.keil.com/dd/chip/6435.htm), [CY8C3246LTI-128](http://www.keil.com/dd/chip/6434.htm), [CY8C3246LTI-149](http://www.keil.com/dd/chip/6428.htm), [CY8C3246LTI-162](http://www.keil.com/dd/chip/6431.htm), [CY8C3246PVI-122](http://www.keil.com/dd/chip/6432.htm), [CY8C3246PVI-147](http://www.keil.com/dd/chip/6429.htm), [CY8C3444AXI-116](http://www.keil.com/dd/chip/6437.htm), [CY8C3444LTI-110](http://www.keil.com/dd/chip/6436.htm), [CY8C3444LTI-119](http://www.keil.com/dd/chip/6438.htm), [CY8C3444PVI-100](http://www.keil.com/dd/chip/6439.htm), [CY8C3445AXI-104](http://www.keil.com/dd/chip/6440.htm), [CY8C3445AXI-108](http://www.keil.com/dd/chip/6444.htm), [CY8C3445LTI-078](http://www.keil.com/dd/chip/6442.htm), [CY8C3445LTI-079](http://www.keil.com/dd/chip/6441.htm), [CY8C3445LTI-081](http://www.keil.com/dd/chip/6445.htm), [CY8C3445LTI-089](http://www.keil.com/dd/chip/6446.htm), [CY8C3445PVI-090](http://www.keil.com/dd/chip/6447.htm), [CY8C3445PVI-094](http://www.keil.com/dd/chip/6443.htm), [CY8C3446AXI-099](http://www.keil.com/dd/chip/6453.htm), [CY8C3446AXI-105](http://www.keil.com/dd/chip/6449.htm), [CY8C3446LTI-073](http://www.keil.com/dd/chip/6448.htm), [CY8C3446LTI-074](http://www.keil.com/dd/chip/6450.htm), [CY8C3446LTI-083](http://www.keil.com/dd/chip/6451.htm), [CY8C3446LTI-085](http://www.keil.com/dd/chip/6454.htm), [CY8C3446PVI-076](http://www.keil.com/dd/chip/6455.htm), [CY8C3446PVI-091](http://www.keil.com/dd/chip/6452.htm), [CY8C3446PVI-102](http://www.keil.com/dd/chip/6456.htm), [CY8C3665AXI-010](http://www.keil.com/dd/chip/6457.htm), [CY8C3665AXI-016](http://www.keil.com/dd/chip/6459.htm), [CY8C3665LTI-006](http://www.keil.com/dd/chip/6461.htm), [CY8C3665LTI-044](http://www.keil.com/dd/chip/6460.htm), [CY8C3665PVI-007](http://www.keil.com/dd/chip/6462.htm), [CY8C3665PVI-008](http://www.keil.com/dd/chip/6458.htm), [CY8C3665PVI-080](http://www.keil.com/dd/chip/6463.htm), [CY8C3666AXI-036](http://www.keil.com/dd/chip/6465.htm), [CY8C3666AXI-037](http://www.keil.com/dd/chip/6468.htm), [CY8C3666AXI-052](http://www.keil.com/dd/chip/6464.htm), [CY8C3666LTI-027](http://www.keil.com/dd/chip/6466.htm), [CY8C3666LTI-050](http://www.keil.com/dd/chip/6467.htm), [CY8C3865AXI-019](http://www.keil.com/dd/chip/6470.htm), [CY8C3865LTI-014](http://www.keil.com/dd/chip/6471.htm), [CY8C3865LTI-062](http://www.keil.com/dd/chip/6472.htm), [CY8C3865PVI-060](http://www.keil.com/dd/chip/6469.htm), [CY8C3865PVI-063](http://www.keil.com/dd/chip/6473.htm), [CY8C3866AXI-035](http://www.keil.com/dd/chip/6481.htm), [CY8C3866AXI-039](http://www.keil.com/dd/chip/6476.htm), [CY8C3866AXI-040](http://www.keil.com/dd/chip/6479.htm), [CY8C3866LTI-030](http://www.keil.com/dd/chip/6477.htm), [CY8C3866LTI-067](http://www.keil.com/dd/chip/6474.htm), [CY8C3866LTI-068](http://www.keil.com/dd/chip/6478.htm), [CY8C3866PVI-021](http://www.keil.com/dd/chip/6475.htm), and [CY8C3866PVI-070](http://www.keil.com/dd/chip/6480.htm).
    - [**Zilog**](http://www.keil.com/dd/chips/zilog/8051.htm)  
      [Z51F0410](http://www.keil.com/dd/chip/6404.htm), [Z51F3220](http://www.keil.com/dd/chip/6490.htm), [Z51F3221](http://www.keil.com/dd/chip/6491.htm), [Z51F6412](http://www.keil.com/dd/chip/6492.htm), and [Z51F811](http://www.keil.com/dd/chip/6400.htm).
* [**[�Vision]**](http://www.keil.com/uvision/)
  + This C51 release comes with **�Vision V4.53.0.4** which includes the new **Scintilla** based editor.
  + The new editor includes the following **enhancements**:  
    Encoding for **UTF-8 Unicode**, **DBCS Korean**, **DBCS Japanese**, and **DBCS Chinese** languages. **Unicode** and Asian **ANSI** encoding is recognized automatically when a file is opened.  
    Monospaced fonts and proportional fonts are supported.  
    Syntax coloring has been extended.  
    Unprintable characters, such as End-Of-Line, can be visualized in the editor.  
    The [**Outlining**](http://www.keil.com/support/man/docs/uv4/uv4_ui_outline.htm) menu has been simplified. Outlining information is saved and restored for each file.  
    [**Search and replace**](http://www.keil.com/support/man/docs/uv4/uv4_ut_findinfiles.htm) utilities (Incremental Find, Find-in-Files, and Replace) have been reworked.  
    Text can be zoomed with **Ctrl+mouse wheel**. The information is saved and restored for each file.  
    In case device-specific books are not found in the local installation, then [www.keil.com](http://www.keil.com) is scanned for a matching document.
  + and **corrections**: Scrolling quickly through large files with **Page Up** or **Page Down** works smoothly.  
    The editor's context menu can be closed by pressing **ESC**.  
    Breakpoints can be set now with a simple click into the editor margin.  
    Under some circumstances the Debugger showed wrong values of arrays or structures in the Watch window.
  + Refer to [Revision History](http://www.keil.com/support/man/docs/uv4/uv4_rev_hist.htm) for a complete list.

### C51 Version 9.06 Release

* **[New Supported Devices]**
  + - **Atmel** [AT89LP51RB2](http://www.keil.com/dd/chip/6263.htm), [AT89LP51RC2](http://www.keil.com/dd/chip/6262.htm), [AT89LP51IC2](http://www.keil.com/dd/chip/6261.htm), [AT89LP51RD2](http://www.keil.com/dd/chip/6260.htm), [AT89LP51ED2](http://www.keil.com/dd/chip/6259.htm), and [AT89LP51ID2](http://www.keil.com/dd/chip/6258.htm) devices.
    - **Infineon** [TLE9831](http://www.keil.com/dd/chip/6271.htm), [TLE9832](http://www.keil.com/dd/chip/4986.htm), [TLE9833](http://www.keil.com/dd/chip/6272.htm), [TLE9834](http://www.keil.com/dd/chip/6270.htm), and [TLE9835](http://www.keil.com/dd/chip/6273.htm) devices.
    - **Maxim** [71M6531D](http://www.keil.com/dd/chip/6228.htm), [71M6531F](http://www.keil.com/dd/chip/6229.htm), [71M6532D](http://www.keil.com/dd/chip/6230.htm), [71M6532F](http://www.keil.com/dd/chip/6231.htm), [71M6534H](http://www.keil.com/dd/chip/6226.htm), [71M6541D](http://www.keil.com/dd/chip/6217.htm), [71M6541F](http://www.keil.com/dd/chip/6218.htm), [71M6542F](http://www.keil.com/dd/chip/6219.htm), [71M6543F](http://www.keil.com/dd/chip/6220.htm), and [71M6543G](http://www.keil.com/dd/chip/6221.htm) devices.
    - **Silabs** [C8051F969](http://www.keil.com/dd/chip/6257.htm), [C8051F968](http://www.keil.com/dd/chip/6256.htm), [C8051F967](http://www.keil.com/dd/chip/6255.htm), [C8051F966](http://www.keil.com/dd/chip/6254.htm), [C8051F965](http://www.keil.com/dd/chip/6253.htm), [C8051F964](http://www.keil.com/dd/chip/6252.htm), [C8051F963](http://www.keil.com/dd/chip/6251.htm), [C8051F962](http://www.keil.com/dd/chip/6250.htm), [C8051F961](http://www.keil.com/dd/chip/6249.htm), [C8051F960](http://www.keil.com/dd/chip/6248.htm), [Si1037](http://www.keil.com/dd/chip/6247.htm), [Si1036](http://www.keil.com/dd/chip/6246.htm), [Si1035](http://www.keil.com/dd/chip/6245.htm), [Si1034](http://www.keil.com/dd/chip/6244.htm), [Si1033](http://www.keil.com/dd/chip/6243.htm), [Si1032](http://www.keil.com/dd/chip/6242.htm), [Si1031](http://www.keil.com/dd/chip/6241.htm), [Si1030](http://www.keil.com/dd/chip/6240.htm), [Si1027](http://www.keil.com/dd/chip/6239.htm), [Si1026](http://www.keil.com/dd/chip/6238.htm), [Si1025](http://www.keil.com/dd/chip/6237.htm), [Si1024](http://www.keil.com/dd/chip/6236.htm), [Si1023](http://www.keil.com/dd/chip/6235.htm), [Si1022](http://www.keil.com/dd/chip/6234.htm), [Si1021](http://www.keil.com/dd/chip/6233.htm), and [Si1020](http://www.keil.com/dd/chip/6232.htm) devices.
* **[Device Support]**
  + Added: Quick\_Test example for **Infineon TLE983x** based devices in folder **..\C51\Examples\Infineon TLE983x\**.
  + Added: banking example for **Maxim 71M6543G** device in folder **..\C51\Examples\Maxim\BankEx1\**.
  + Added: banking example for **Maxim 71M6534H** device in folder **..\C51\Examples\Maxim\BankEx2\**.
* **[�Vision]**
  + This C51 release comes with �Vision V4.24.00.

### C51 Version 9.05 Release

* **[C*x*51 Compiler]**
  + Improved: access to bit-field members with size 1 bit. The compiler uses bit instructions to access such bit-field members objects that are defined with the **bdata** memory type. This is now extended also to structs that are defined with the extern attribute.
  + Corrected: Common sub-expression elimination can deliver incorrect values when array pointers are used. Example:  
      
    int foo (unsigned char dat[]) {  
    int len1, len2, ofs;  
      
     ofs = 5;  
     len1 = dat[ofs];  
     if(len1 > 0x10) return -1;  
     ofs += len1 + 1; // modify 'ofs'  
     len2 = dat[ofs]; // 'dat[ofs]' not reloaded, instead value of 'len1' is used  
     return len2;  
    }
  + Corrected: Wrong code with pointer arithmetic and conversions to long. Example:  
    unsigned char \*p;  
    unsigned int code a1[10];  
    unsigned char xdata a2[500];  
      
    void foo (void) {  
     unsigned long r1 = (unsigned long)(p - (a2 + a1[0])); // wrong  
     unsigned long r2 = (unsigned long)(p - (unsigned long)(a2 + a1[0])); // work around  
    }
  + Corrected: Pointer arithmetic with conversion to 'unsigned long' rejected. Example:  
    unsigned char xdata \*ptr1;  
    unsigned char xdata \*ptr2;  
    unsigned long i4;  
      
    void foo (void) {  
     i4 = (ptr1 - ptr2); // pointer conversion rejected, instead an error was issued  
    }
* **[LX51 Linker/Locater]**
  + Corrected: When Linker Code Packing is used with a banking application, segments or the content of segments may get lost. This problem was introduced with C51 Version 9.03.
* **[New Supported Devices]**
  + **CoreRiver** [ADCore200](http://www.keil.com/dd/chip/5910.htm), [ADCore210](http://www.keil.com/dd/chip/5911.htm), [ADCore220](http://www.keil.com/dd/chip/5912.htm), [AmpCore100](http://www.keil.com/dd/chip/5908.htm), [ChargerCore2.0](http://www.keil.com/dd/chip/5917.htm), [GC230](http://www.keil.com/dd/chip/5907.htm), [GC400](http://www.keil.com/dd/chip/5905.htm), [GC410](http://www.keil.com/dd/chip/5906.htm), [GC81L541A0](http://www.keil.com/dd/chip/5904.htm), [GC81L581A0](http://www.keil.com/dd/chip/5902.htm), [GC81L591A0](http://www.keil.com/dd/chip/5900.htm), [GC89L541A0](http://www.keil.com/dd/chip/5903.htm), [GC89L581A0](http://www.keil.com/dd/chip/5901.htm), [GC89L591A0](http://www.keil.com/dd/chip/5899.htm), and [HallCore110](http://www.keil.com/dd/chip/5909.htm) davices.
  + **Nordic** [nRF8200](http://www.keil.com/dd/chip/5755.htm) device.
  + **Nuvoton** [N78E055A](http://www.keil.com/dd/chip/5865.htm), [N78E059A](http://www.keil.com/dd/chip/5866.htm), [N78E366A](http://www.keil.com/dd/chip/5867.htm), [N78E517A](http://www.keil.com/dd/chip/5868.htm), [N79E234](http://www.keil.com/dd/chip/5869.htm), [N79E235](http://www.keil.com/dd/chip/5870.htm), [N79E342](http://www.keil.com/dd/chip/5871.htm), [N79E352](http://www.keil.com/dd/chip/5872.htm), [N79E822](http://www.keil.com/dd/chip/5873.htm), [N79E823](http://www.keil.com/dd/chip/5874.htm), [N79E824](http://www.keil.com/dd/chip/5875.htm), [N79E825](http://www.keil.com/dd/chip/5876.htm), [N79E843](http://www.keil.com/dd/chip/5877.htm), [N79E844](http://www.keil.com/dd/chip/5878.htm), [N79E845](http://www.keil.com/dd/chip/5879.htm), [N79E853](http://www.keil.com/dd/chip/5880.htm), [N79E854](http://www.keil.com/dd/chip/5881.htm), [N79E855](http://www.keil.com/dd/chip/5882.htm), [N79E875](http://www.keil.com/dd/chip/5883.htm), [W78E051D](http://www.keil.com/dd/chip/5884.htm), [W78E052D](http://www.keil.com/dd/chip/5885.htm), [W78E054D](http://www.keil.com/dd/chip/5886.htm), [W78E058D](http://www.keil.com/dd/chip/5887.htm), and [W78E516D](http://www.keil.com/dd/chip/5888.htm) devices.
  + **Silabs** [C8051T620](http://www.keil.com/dd/chip/5889.htm), [C8051T621](http://www.keil.com/dd/chip/5890.htm), [C8051T622](http://www.keil.com/dd/chip/5895.htm), [C8051T623](http://www.keil.com/dd/chip/5896.htm), [C8051T320](http://www.keil.com/dd/chip/5891.htm), [C8051T321](http://www.keil.com/dd/chip/5892.htm), [C8051T322](http://www.keil.com/dd/chip/5893.htm), [C8051T323](http://www.keil.com/dd/chip/5894.htm), [C8051T326](http://www.keil.com/dd/chip/5897.htm), [C8051T327](http://www.keil.com/dd/chip/5898.htm), [C8051F380](http://www.keil.com/dd/chip/5857.htm), [C8051F381](http://www.keil.com/dd/chip/5858.htm), [C8051F382](http://www.keil.com/dd/chip/5859.htm), [C8051F383](http://www.keil.com/dd/chip/5860.htm), [C8051F384](http://www.keil.com/dd/chip/5861.htm), [C8051F385](http://www.keil.com/dd/chip/5862.htm), [C8051F386](http://www.keil.com/dd/chip/5863.htm), and [C8051F387](http://www.keil.com/dd/chip/5864.htm), devices.
* **[�Vision]**
  + This C51 release comes with �Vision V4.22.00.

### C51 Version 9.03 Release

* **[C*x*51 Compiler]**
  + Improved: Evatronix R8051XC2 core now uses the MDU for signed long divisions.
  + Corrected: With OPTIMIZE(8, SIZE) or higher optimization levels there is a potential problem with common code generation of long/float store operations that store constants with different memory types. Example:  
      
    int flag;  
    long xdata l;  
    long \*pl;  
      
    void main (void) {  
     if (flag) { l = 0; flag = 1; } // store with identical constant value but different space   
     else { \*pl = 0; flag = 1; } // may create incorrect common blocks   
    }
* **[LX51 Linker/Locater]**
  + Improved: When using Linker Code Packing the gaps in the BANKAREA are not optimized.
  + Corrected: Potential SEGMENT OVERLAPS when using Linker Code Packing on a banking application.
* **[New Supported Devices]**
  + **Atmel** [AT80C51RD2](http://www.keil.com/dd/chip/5591.htm), [AT89LP213](http://www.keil.com/dd/chip/5592.htm), [AT89LP216](http://www.keil.com/dd/chip/5593.htm), [AT89LP52](http://www.keil.com/dd/chip/5606.htm), and [AT89LP6440](http://www.keil.com/dd/chip/5607.htm) devices.
  + **Infineon** [XC878LM-13F](http://www.keil.com/dd/chip/5624.htm), [XC878CLM-13F](http://www.keil.com/dd/chip/5625.htm), [XC878LM-16F](http://www.keil.com/dd/chip/5626.htm), [XC878CLM-16F](http://www.keil.com/dd/chip/5627.htm), [XC874-13F](http://www.keil.com/dd/chip/5628.htm), [XC874LM-13F](http://www.keil.com/dd/chip/5629.htm), [XC874CM-13F](http://www.keil.com/dd/chip/5630.htm) [XC874CLM-13F](http://www.keil.com/dd/chip/5631.htm), [XC874-16F](http://www.keil.com/dd/chip/5632.htm), [XC874LM-16F](http://www.keil.com/dd/chip/5633.htm), [XC874CM-16F](http://www.keil.com/dd/chip/5634.htm), [XC874CLM-16F](http://www.keil.com/dd/chip/5635.htm), and [XC836MT-1F](http://www.keil.com/dd/chip/5636.htm) devices.
  + **NXP** [P87C51FA](http://www.keil.com/dd/chip/5608.htm), [P87C51FB](http://www.keil.com/dd/chip/5609.htm), [P89CV51RB2](http://www.keil.com/dd/chip/5611.htm), [P89CV51RC2](http://www.keil.com/dd/chip/5612.htm), [P89CV51RD2](http://www.keil.com/dd/chip/5613.htm), [P89LPC779](http://www.keil.com/dd/chip/5614.htm), and [P87V660X2](http://www.keil.com/dd/chip/5615.htm) devices.
  + **Silabs** [C8051F348](http://www.keil.com/dd/chip/5458.htm), [C8051F349](http://www.keil.com/dd/chip/5459.htm), [C8051T606](http://www.keil.com/dd/chip/5460.htm), [C8051T630](http://www.keil.com/dd/chip/5462.htm), [C8051T631](http://www.keil.com/dd/chip/5463.htm), [C8051T632](http://www.keil.com/dd/chip/5464.htm), [C8051T633](http://www.keil.com/dd/chip/5465.htm), [C8051T634](http://www.keil.com/dd/chip/5466.htm), [C8051T635](http://www.keil.com/dd/chip/5467.htm), [C8051F540](http://www.keil.com/dd/chip/5468.htm), [C8051F541](http://www.keil.com/dd/chip/5469.htm), [C8051F542](http://www.keil.com/dd/chip/5470.htm), [C8051F543](http://www.keil.com/dd/chip/5471.htm), [C8051F544](http://www.keil.com/dd/chip/5472.htm), [C8051F545](http://www.keil.com/dd/chip/5473.htm), [C8051F546](http://www.keil.com/dd/chip/5474.htm), [C8051F547](http://www.keil.com/dd/chip/5475.htm), [C8051F550](http://www.keil.com/dd/chip/5476.htm), [C8051F551](http://www.keil.com/dd/chip/5477.htm), [C8051F552](http://www.keil.com/dd/chip/5478.htm), [C8051F553](http://www.keil.com/dd/chip/5479.htm), [C8051F554](http://www.keil.com/dd/chip/5480.htm), [C8051F555](http://www.keil.com/dd/chip/5481.htm), [C8051F556](http://www.keil.com/dd/chip/5482.htm), [C8051F557](http://www.keil.com/dd/chip/5483.htm), [C8051F560](http://www.keil.com/dd/chip/5484.htm), [C8051F561](http://www.keil.com/dd/chip/5485.htm), [C8051F562](http://www.keil.com/dd/chip/5486.htm), [C8051F563](http://www.keil.com/dd/chip/5487.htm), [C8051F564](http://www.keil.com/dd/chip/5488.htm), [C8051F565](http://www.keil.com/dd/chip/5489.htm), [C8051F566](http://www.keil.com/dd/chip/5490.htm), [C8051F567](http://www.keil.com/dd/chip/5491.htm), [C8051F568](http://www.keil.com/dd/chip/5492.htm), [C8051F569](http://www.keil.com/dd/chip/5493.htm), [C8051F570](http://www.keil.com/dd/chip/5494.htm), [C8051F571](http://www.keil.com/dd/chip/5495.htm), [C8051F572](http://www.keil.com/dd/chip/5496.htm), [C8051F573](http://www.keil.com/dd/chip/5497.htm), [C8051F574](http://www.keil.com/dd/chip/5498.htm), [C8051F575](http://www.keil.com/dd/chip/5499.htm), [C8051F34A](http://www.keil.com/dd/chip/5500.htm), [C8051F34B](http://www.keil.com/dd/chip/5501.htm), [C8051F34C](http://www.keil.com/dd/chip/5502.htm), [C8051F34D](http://www.keil.com/dd/chip/5503.htm), [C8051F716](http://www.keil.com/dd/chip/5504.htm), [C8051F717](http://www.keil.com/dd/chip/5505.htm), [C8051F980](http://www.keil.com/dd/chip/5506.htm), [C8051F981](http://www.keil.com/dd/chip/5507.htm), [C8051F982](http://www.keil.com/dd/chip/5508.htm), [C8051F983](http://www.keil.com/dd/chip/5509.htm), [C8051F985](http://www.keil.com/dd/chip/5510.htm), [C8051F986](http://www.keil.com/dd/chip/5511.htm), [C8051F987](http://www.keil.com/dd/chip/5512.htm), [C8051F988](http://www.keil.com/dd/chip/5513.htm), [C8051F989](http://www.keil.com/dd/chip/5514.htm), [C8051F990](http://www.keil.com/dd/chip/5515.htm), [C8051F991](http://www.keil.com/dd/chip/5516.htm), [C8051F996](http://www.keil.com/dd/chip/5517.htm), [C8051F997](http://www.keil.com/dd/chip/5518.htm), [C8051F800](http://www.keil.com/dd/chip/5520.htm), [C8051F801](http://www.keil.com/dd/chip/5521.htm), [C8051F802](http://www.keil.com/dd/chip/5522.htm), [C8051F803](http://www.keil.com/dd/chip/5523.htm), [C8051F804](http://www.keil.com/dd/chip/5524.htm), [C8051F805](http://www.keil.com/dd/chip/5525.htm), [C8051F806](http://www.keil.com/dd/chip/5526.htm), [C8051F807](http://www.keil.com/dd/chip/5527.htm), [C8051F808](http://www.keil.com/dd/chip/5528.htm), [C8051F809](http://www.keil.com/dd/chip/5529.htm), [C8051F810](http://www.keil.com/dd/chip/5530.htm), [C8051F811](http://www.keil.com/dd/chip/5531.htm), [C8051F812](http://www.keil.com/dd/chip/5532.htm), [C8051F813](http://www.keil.com/dd/chip/5533.htm), [C8051F814](http://www.keil.com/dd/chip/5534.htm), [C8051F815](http://www.keil.com/dd/chip/5535.htm), [C8051F816](http://www.keil.com/dd/chip/5536.htm), [C8051F817](http://www.keil.com/dd/chip/5537.htm), [C8051F818](http://www.keil.com/dd/chip/5538.htm), [C8051F819](http://www.keil.com/dd/chip/5539.htm), [C8051F820](http://www.keil.com/dd/chip/5540.htm), [C8051F821](http://www.keil.com/dd/chip/5541.htm), [C8051F822](http://www.keil.com/dd/chip/5542.htm), [C8051F823](http://www.keil.com/dd/chip/5543.htm), [C8051F824](http://www.keil.com/dd/chip/5544.htm), [C8051F825](http://www.keil.com/dd/chip/5545.htm), [C8051F826](http://www.keil.com/dd/chip/5546.htm), [C8051F827](http://www.keil.com/dd/chip/5547.htm), [C8051F828](http://www.keil.com/dd/chip/5548.htm), [C8051F829](http://www.keil.com/dd/chip/5549.htm), [C8051F830](http://www.keil.com/dd/chip/5550.htm), [C8051F831](http://www.keil.com/dd/chip/5551.htm), [C8051F832](http://www.keil.com/dd/chip/5552.htm), [C8051F833](http://www.keil.com/dd/chip/5553.htm), [C8051F834](http://www.keil.com/dd/chip/5554.htm), [C8051F835](http://www.keil.com/dd/chip/5555.htm), [C8051F901](http://www.keil.com/dd/chip/5556.htm), [C8051F902](http://www.keil.com/dd/chip/5557.htm), [C8051F911](http://www.keil.com/dd/chip/5558.htm), [C8051F912](http://www.keil.com/dd/chip/5559.htm), [Si1000](http://www.keil.com/dd/chip/5560.htm), [Si1001](http://www.keil.com/dd/chip/5561.htm), [Si1002](http://www.keil.com/dd/chip/5562.htm), [Si1003](http://www.keil.com/dd/chip/5563.htm), [Si1004](http://www.keil.com/dd/chip/5564.htm), [Si1005](http://www.keil.com/dd/chip/5565.htm), [Si1010](http://www.keil.com/dd/chip/5566.htm), [Si1011](http://www.keil.com/dd/chip/5567.htm), [Si1012](http://www.keil.com/dd/chip/5568.htm), [Si1013](http://www.keil.com/dd/chip/5569.htm), [Si1014](http://www.keil.com/dd/chip/5570.htm), [Si1015](http://www.keil.com/dd/chip/5571.htm), [C8051F520A](http://www.keil.com/dd/chip/5572.htm), [C8051F521A](http://www.keil.com/dd/chip/5573.htm), [C8051F523A](http://www.keil.com/dd/chip/5574.htm), [C8051F524A](http://www.keil.com/dd/chip/5575.htm), [C8051F526A](http://www.keil.com/dd/chip/5576.htm), [C8051F527A](http://www.keil.com/dd/chip/5577.htm), [C8051F530A](http://www.keil.com/dd/chip/5578.htm), [C8051F531A](http://www.keil.com/dd/chip/5579.htm), [C8051F533A](http://www.keil.com/dd/chip/5580.htm), [C8051F534A](http://www.keil.com/dd/chip/5581.htm), [C8051F536A](http://www.keil.com/dd/chip/5582.htm), and [C8051F537A](http://www.keil.com/dd/chip/5583.htm) devices.
  + **Teridian Semiconductors** [78M6612](http://www.keil.com/dd/chip/5637.htm), [78M6618](http://www.keil.com/dd/chip/5638.htm), and [71M6543](http://www.keil.com/dd/chip/5665.htm) devices.
  + **Texas Instruments** [CC2530F32](http://www.keil.com/dd/chip/5647.htm), [CC2530F64](http://www.keil.com/dd/chip/5648.htm), [CC2530F128](http://www.keil.com/dd/chip/5649.htm), [CC2530F256](http://www.keil.com/dd/chip/5650.htm), [CC2531F128](http://www.keil.com/dd/chip/5651.htm), [CC2531F256](http://www.keil.com/dd/chip/5652.htm), [CC2533F32](http://www.keil.com/dd/chip/5653.htm), [CC2533F64](http://www.keil.com/dd/chip/5654.htm), [CC2533F96](http://www.keil.com/dd/chip/5655.htm), [CC2540F128](http://www.keil.com/dd/chip/5656.htm), and [CC2540F256](http://www.keil.com/dd/chip/5657.htm) devices.
* **[�Vision]**
  + This C51 release comes with �Vision V4.14.16.

### C51 Version 9.02 Release

* **[C*x*51 Compiler]**
  + Improved: access to bit-field members with size 1 bit. The compiler uses bit instructions to access such bit-field members. When objects are defined with the **bdata** memory type, direct bit addressing is used. Example:  
    struct bf { unsigned char b0:1; unsigned char b1:1; };  
    struct bf a;  
    struct bf bdata b;  
     :  
    if (a.b0 && b.b1) b.b1 = 0;
  + Corrected: multiplication long = int \* int is potentially incorrect in Dallas 390 mode.
  + Corrected: explicit cast to unsigned char was ignored with complex address arithmetic. Example:  
    unsigned char far table[256];  
    unsigned char i, v;  
     :  
    v = table[(unsigned char)(16+i+20)]; // index now truncated to 8-bit
  + Corrected: when using conditional operators (? :) in complex parameter lists, there is a potential for unbalanced PUSH / POP instructions. This typically creates a application program crash at the function call.

**[C Run-Time Library]**

* + Corrected: the function *toint* did not detect the value range 0x59 - 0x40 as invalid. Now the function returns -1 for these values.
  + Corrected: timing of Multiplication Division Unit (MDU) in Evatronix R8051XC2 device is faster and now reflected in the C Library. The MDU timing for int/long multiplication and long division is adjusted.
* **[New Supported Devices]**
  + **Infineon**  [XC835MT-2F](http://www.keil.com/dd/chip/4819.htm) ,  [XC836-2F](http://www.keil.com/dd/chip/5218.htm) ,  [XC836M-1F](http://www.keil.com/dd/chip/4818.htm) ,  [XC836M-2F](http://www.keil.com/dd/chip/4817.htm) ,  [XC836MT-2F](http://www.keil.com/dd/chip/5219.htm) , and  [XC836T-2F](http://www.keil.com/dd/chip/5220.htm)  devices.
* **[Device Simulation]**
  + Corrected: SiLabs C8051F41x devices: SMBus simulation when using I�C generator.
  + Corrected: SiLabs C8051F12x devices: automatic page switch for interrupts and timing of timer 2/3/4.
  + Corrected: SiLabs C8051F12x devices: on I�C the receive of more than 256 bytes now generates a stop.
  + Corrected: SiLabs C8051F36x devices: crossbar did not connect the right I/O signals under some circumstances.
  + Corrected: Evatronix T8051: CPU instruction timing.

### C51 Version 9.01 Release

* **[C51 Compiler]**
  + Corrected: when MODDA is used and *int* numbers are multiplied and assigned to *long*, the result is potential incorrect.
* **[Device Support]**
  + Added: debug support for **Infineon XC82X** devices.
* **[New Supported Devices]**
  + **Infineon** [XC822T-0F](http://www.keil.com/dd/chip/4822.htm), [XC822M-1F](http://www.keil.com/dd/chip/5132.htm), [XC822MT-1F](http://www.keil.com/dd/chip/4821.htm), [XC824MT-1F](http://www.keil.com/dd/chip/4820.htm), and [XC824M-1F](http://www.keil.com/dd/chip/5133.htm) devices.

### C51 Version 9.00 Release

* **[�Vision4]**
  + This C51 release comes with the new  [**�Vision4 IDE**](http://www.keil.com/uvision/uv4.asp).
* **[New Supported Devices]**
  + **Evatronix** [R8051XC(1 DPTR)](http://www.keil.com/dd/chip/4917.htm), [R8051XC2(1 DPTR)](http://www.keil.com/dd/chip/4907.htm), [R8051XC2(2 DPTR)](http://www.keil.com/dd/chip/4906.htm), [R8051XC2(8 DPTR)](http://www.keil.com/dd/chip/4905.htm), [R8051XC2-A(1 DPTR)](http://www.keil.com/dd/chip/4911.htm), [R8051XC2-A(2 DPTR)](http://www.keil.com/dd/chip/4909.htm), [R8051XC2-A(8 DPTR)](http://www.keil.com/dd/chip/4908.htm), [R8051XC2-AF](http://www.keil.com/dd/chip/4915.htm), [R8051XC2-B(1 DPTR)](http://www.keil.com/dd/chip/4914.htm), [R8051XC2-B(2 DPTR)](http://www.keil.com/dd/chip/4913.htm), [R8051XC2-B(8 DPTR)](http://www.keil.com/dd/chip/4912.htm), and [R8051XC2-BF](http://www.keil.com/dd/chip/4916.htm) devices.
  + **Nordic** [nRFLU1P-F16](http://www.keil.com/dd/chip/4945.htm) and [nRFLU1P-F32](http://www.keil.com/dd/chip/4946.htm) devices.
  + **NXP** [P89LPC9361](http://www.keil.com/dd/chip/4895.htm) device.
  + **Silabs** [C8051F580](http://www.keil.com/dd/chip/4933.htm), [C8051F581](http://www.keil.com/dd/chip/4934.htm), [C8051F582](http://www.keil.com/dd/chip/4935.htm), [C8051F583](http://www.keil.com/dd/chip/4936.htm), [C8051F584](http://www.keil.com/dd/chip/4937.htm), [C8051F585](http://www.keil.com/dd/chip/4938.htm), [C8051F586](http://www.keil.com/dd/chip/4939.htm), [C8051F587](http://www.keil.com/dd/chip/4940.htm), [C8051F588](http://www.keil.com/dd/chip/4941.htm), [C8051F589](http://www.keil.com/dd/chip/4942.htm), [C8051F590](http://www.keil.com/dd/chip/4943.htm), and [C8051F591](http://www.keil.com/dd/chip/4944.htm) devices.
* **[Device Support]**
  + Corrected: device settings for **Infineon** [XC888-6FF](http://www.keil.com/dd/chip/4012.htm), [XC888CM-8FF](http://www.keil.com/dd/chip/4008.htm), [XC888LM-6FF](http://www.keil.com/dd/chip/4014.htm), [XC886-6FF](http://www.keil.com/dd/chip/4016.htm), [XC866L-1FR](http://www.keil.com/dd/chip/4376.htm), [XC866L-2FR](http://www.keil.com/dd/chip/4377.htm), [XC866L-4FR](http://www.keil.com/dd/chip/4378.htm), and [XC864-1FRI](http://www.keil.com/dd/chip/4621.htm) devices.
  + Corrected: device settings for **Nordic Semiconductor** [nRF24E1](http://www.keil.com/dd/chip/3605.htm), [nRF24E2](http://www.keil.com/dd/chip/3623.htm), [nRF9E5](http://www.keil.com/dd/chip/3705.htm), [nRF24LU1](http://www.keil.com/dd/chip/4184.htm), and [nRF24LE1](http://www.keil.com/dd/chip/4727.htm) devices.
  + Added: debug support for **NXP** [P89LPC9361](http://www.keil.com/dd/chip/4895.htm) and [P89LPC954](http://www.keil.com/dd/chip/44276.htm) devices in the **LPC900 EPM** Emulator/Programmer.
  + Updated: **LPC900 EPM** flash programmer configuration dialog to support devices with 16 flash sectors.
* **[CX51 Compiler]**
  + Corrected: constant folding of two negative array index values. For example:  
    unsigned char arr[512];  
    unsigned int i;  
      
    i = arr[i-1-5]; // incorrect in C51 V8: arr[i-4] instead of arr[i-6]
  + Corrected: when using the NOAREGS directive, complex arithmetic with nested calls may create incorrect results. For example:  
    #pragma NOAREGS  
      
    int result;  
    extern char f(unsigned char idx);  
      
    result = (f(1)\*0x100+f(0)) - (f(3)\*0x100+f(2)); // incorrect result. POP destroys value in ACC
* **LX51 Linker/Locater]**
  + Corrected: when using OPTIMIZE(10) or above, there was a potential that common code blocks are called incorrectly. Therefore programs may have operated incorrectly.
* **[BL51 Linker/Locater]**
  + Corrected: when using RTX51 user interrupt functions were overlapping with RTX ISR vectors which resulted in a linker warning.
  + Corrected: data overlaying may not work when the last input module contains an interrupt function; the linker incorrectly issues WARNING 16: main uncalled.

### C51 Version 8.18 Release

* **[Device Support]**
  + Added: debug support for **NXP** [P89LPC9408](http://www.keil.com/dd/chip/4040.htm) in the **LPC900 EPM Emulator/Programmer**.
* **[New Supported Devices]**
  + **Nuvoton** [W681308](http://www.keil.com/dd/chip/4840.htm) device.
  + **NXP**  [P89LPC9201](http://www.keil.com/dd/chip/4816.htm),  [P89LPC9211](http://www.keil.com/dd/chip/4815.htm),  [P89LPC922A1](http://www.keil.com/dd/chip/4814.htm),  [P89LPC9241](http://www.keil.com/dd/chip/4824.htm),  [P89LPC9251](http://www.keil.com/dd/chip/4823.htm),  [P89LPC9301](http://www.keil.com/dd/chip/4826.htm),  [P89LPC931A1](http://www.keil.com/dd/chip/4825.htm),  [P89LPC9331](http://www.keil.com/dd/chip/4813.htm),  [P89LPC9341](http://www.keil.com/dd/chip/4812.htm), and  [P89LPC9351](http://www.keil.com/dd/chip/4811.htm) devices.
  + **Silabs** [C8051F500](http://www.keil.com/dd/chip/4827.htm), [C8051F501](http://www.keil.com/dd/chip/4828.htm), [C8051F504](http://www.keil.com/dd/chip/4831.htm), [C8051F505](http://www.keil.com/dd/chip/4832.htm), [C8051F506](http://www.keil.com/dd/chip/4833.htm), [C8051F507](http://www.keil.com/dd/chip/4834.htm), [C8051F508](http://www.keil.com/dd/chip/4835.htm), [C8051F509](http://www.keil.com/dd/chip/4836.htm), [C8051F510](http://www.keil.com/dd/chip/4837.htm),  [C8051F511](http://www.keil.com/dd/chip/4838.htm), [C8051F700](http://www.keil.com/dd/chip/4852.htm), [C8051F701](http://www.keil.com/dd/chip/4853.htm), [C8051F702](http://www.keil.com/dd/chip/4854.htm), [C8051F703](http://www.keil.com/dd/chip/4855.htm), [C8051F704](http://www.keil.com/dd/chip/4856.htm), [C8051F705](http://www.keil.com/dd/chip/4857.htm), [C8051F706](http://www.keil.com/dd/chip/4858.htm), [C8051F707](http://www.keil.com/dd/chip/4859.htm), [C8051F708](http://www.keil.com/dd/chip/4860.htm), [C8051F709](http://www.keil.com/dd/chip/4861.htm), [C8051F710](http://www.keil.com/dd/chip/4862.htm), [C8051F711](http://www.keil.com/dd/chip/4863.htm), [C8051F712](http://www.keil.com/dd/chip/4864.htm), [C8051F713](http://www.keil.com/dd/chip/4865.htm), [C8051F714](http://www.keil.com/dd/chip/4866.htm), and  [C8051F715](http://www.keil.com/dd/chip/4867.htm) devices.
* **[ULINK2 Support]**
  + Corrected: potential deadlock on ST uPSD targets with ULINK2 solved.
* **[Device Simulation]**
  + Corrected: **Infineon** XC800 simulation of the MDU was incorrectly implemented.
  + Corrected: For C8051F12x/F13x devices the EXFn and TOGn behavior matches with latest information from **SiLABS**.
  + Added: simulation for **Atmel** [AT89C51RE2](http://www.keil.com/dd/chip/3986.htm). The second UART is now available for the simulation.
* **[CX51 Compiler]**
  + Corrected: initialization failed on far addresses when the object is located with \_at\_. For example:  
    #pragma VARBANKING O2  
      
    unsigned char far array[65530] \_at\_ 0x150006;  
    unsigned long x1 = (unsigned long)(array); // incorrect address stored in 'x1'.

### C51 Version 8.17a Release

* **[Device Support]**
  + Added: debug support for the follow devices from **Analog Devices** [ADE5166](http://www.keil.com/dd/chip/4713.htm), [ADE5169](http://www.keil.com/dd/chip/4714.htm), [ADE5566](http://www.keil.com/dd/chip/4715.htm), [ADE5569](http://www.keil.com/dd/chip/4716.htm),  [ADE7166F16](http://www.keil.com/dd/chip/4711.htm), [ADE7166F8](http://www.keil.com/dd/chip/4712.htm), [ADE169F16](http://www.keil.com/dd/chip/3958.htm),  [ADE7566F16](http://www.keil.com/dd/chip/4385.htm), and [ADE7566F8](http://www.keil.com/dd/chip/4387.htm) in the **ADI Monitor Driver**.
  + Added: debug support for **NXP** P89LPC9321 and P89LPC9351 devices in the **LPC900 EPM Emulator/Programmer**.
* **[Device Support]**
  + Added: Nuvoton devices in the device database.
  + Corrected: Port Pin P2.2 is available (instead of P2.5) on **NXP P89LPC917** devices. This is now reflected in the peripheral dialogs.
  + Corrected: UART0 baudrate is now correctly displayed when Timer2/3/4 is used as baudrate generator on **SiLabs C8051F13x** devices.
* **[Device Simulation]**
  + Corrected: simulation of Reset Source Register (RSTSRC) and SFR Page Control Register (SFRPGCN) for  **SiLabs C8051Fxxx** devices.
  + Corrected: handling of Automatic Page Control Enable (SFRPGCN) and Reset Source Register (RSTSRC) for **SiLabs**  **C8051Fxxx** devices.
  + Corrected: simulation of PLLLCK (PLL Lock Flag) for **SiLabs C8051F12x/13x** devices. PLLLCK is now set when PLL is configured correctly and frequency is locked.
  + Added: support for **V:** user-defined memory area for **NXP 80C51MX** devices.
  + Corrected: simulation issues with the Evatronix R8051XC peripherals DMA and interrupt.
* **[CX51 Compiler]**
  + Corrected: when two long operands are loaded from complex arrays (each with object size bigger than 256 bytes), there was a potential register overwrite in register R0. The result of the long operation was in such cases incorrect.  
      
    Example:  
      
    struct s2 { unsigned int idx : 1; } s2;  
    struct s { unsigned long l1; unsigned char a[256]; unsigned long l2; } xdata sarr[2];  
      
    unsigned long l;  
      
    void main (void) {  
     l = sarr[s2.idx].l1 + sarr[s2.idx].l2; // incorrect result of long addition  
    }
* **[AX51 Macro Assembler]**
  + Corrected: in NXP 80C51MX mode, DATA, IDATA, and EDATA can be placed to absolute addresses 0x7F0000 and above. This is now accepted.
  + Added: [ECRM directive](http://www.keil.com/support/man/docs/a51/a51_ecrm.htm) that allows to expand generic CALL instructions to ECALL for NXP 80C51MX devices.

### C51 Version 8.16a Release

* **[CX51 Compiler]**
  + Corrected: when *int* numbers are multiplied and assigned to *long*, the result is potential incorrect. This problem has been introduced in V8.15.
  + Corrected: C51 \_at\_ problem with linker code packing fixed.
* **[AX51 Macro Assembler]**
  + Enhanced: for the NXP MX devices, **CALL/JMP**  instructions are encoded to **ECALL/JMP** when needed..
* **[Device Support]**
  + Added: ULINK and Infineon DAS (Device Access Server) support for the XC864 device.
  + Enhanced: Evatronix R8051XC XDATA Banking example optimized.
  + Enhanced: Infineon XC800 startup code.
  + Added: Support for Infineon XC864 including a Blinky example.
  + Added: Syntek Semiconductors [STK6031](http://www.keil.com/dd/chip/4599.htm) and [STK6032](http://www.keil.com/dd/chip/4625.htm) devices to device database.
* **[Device Simulation]**
  + Added: for SiLABS [C8051F360/1/2/3/4/5/6/7/8/9](http://www.keil.com/dd/chip/4200.htm) and [C8051F410/1/2/3](http://www.keil.com/dd/chip/4111.htm).

### C51 Version 8.15 Release

* **[Cx51 Compiler]**
  + Corrected: interrupt functions combined with  [NOINTVECTOR](http://www.keil.com/support/man/docs/c51/c51_nointvector.htm) where not detected by the linker as new root and an incorrect linker warning was reported.
  + Corrected: when using Dallas 390 mode with ROM(D512K) or ROM(D16M), pdata arrays could not be located anywhere in memory.
  + Corrected: when using the XCROM directive in combination with function pointers, constant initializations where omitted.
  + Enhanced: long multiplication with two unsigned int/char arguments has now a much higher performance.
* **[Target Support]**
  + Added: support for the Infineon USCALE XC800 hardware via the **Infineon DAS Client for XC800**.
* **[Device Simulation]**
  + Corrected: access to MACACC was not corrected simulated for SiLABS [C8051F12x](http://www.keil.com/dd/chip/3469.htm) and [C8051F13x](http://www.keil.com/dd/chip/3469.htm) devices.
  + Added: device support and simulation for Infineon [XC878](http://www.keil.com/dd/chip/4179.htm).
  + Added: simulation for new peripherals (Software Reset, RTC, DMA) on [Evatronix R8051XC](http://www.keil.com/dd/chips/evatronix/8051.htm) core.
  + Added: xdata banking support for [Evatronix R8051XC](http://www.keil.com/dd/chips/evatronix/8051.htm) core.
* **[LX51 Linker/Locater]**
  + Corrected: Linker Code Packing may combine incorrectly blocks from several code banks into common areas.
* **[ULINK2 Support]**
  + Added: Debug and Flash-Programming support for NXP [P89LPC952](http://www.keil.com/dd/chip/3936.htm) and  [P89LPC954](http://www.keil.com/dd/chip/4276.htm).

### C51 Version 8.12 Release

* **[Device Simulation]**
  + Added: device support and simulation for SiLABS [C8051T600/1/2/3/4/5](http://www.keil.com/dd/chip/4194.htm) and [C8051T610/1/2/3/4/5/6/7](http://www.keil.com/dd/chip/4488.htm).
* **[Cx51 Compiler]**
  + Corrected: nested call with struct pointer arguments where incorrectly processed.
* **[LX51 Linker/Locater]**
  + Corrected: sfr16 definitions in assembly code and C source file may generate Warning L46: SFR SYMBOL HAS DIFFERENT VALUE.

### C51 Version 8.11a Release

* **[Device Support]**
  + Added: support for Ramtron  [VRS51L3072](http://www.keil.com/dd/chip/3489.htm) and [VRS51L3174](http://www.keil.com/dd/chip/3490.htm).
  + Added: support for Nordic Semiconductor [nRF24LU1](http://www.keil.com/dd/chip/4184.htm).
* **[Device Simulation]**
  + Added: device support and simulation for SiLABS [C8051F336](http://www.keil.com/dd/chip/4453.htm), [C8051F337](http://www.keil.com/dd/chip/4454.htm), [C8051F338](http://www.keil.com/dd/chip/4456.htm), and [C8051F339](http://www.keil.com/dd/chip/4455.htm).
  + Corrected: PORTx and PCA output pins on SiLABS C8051F12x did not correctly update in simulation.

### C51 Version 8.10 Release

* **[Device Support]**
  + Added: support for Megawin  [MPC82G516A](http://www.keil.com/dd/chip/4374.htm) and [MPC82L54A](http://www.keil.com/dd/chip/4375.htm).
  + Enhanced: startup code for Infineon XC800 devices has now selections for device variants. Infineon XC88x AC step devices requires to set the device to VCO bypass mode before PLL switching.
  + Added: support for NXP P89V52X2.
* **[Device Simulation]**
  + Corrected: simulation of MULRDY and OSCICL corrected for SiLABS C8051F3xx series.
  + Enhanced: simulation of Evatronix R8051XC watchdog timer with optional prescaler. For details refer to  [Application Note 191: Toolchain Extensions for R8051XC Core](http://www.keil.com/appnotes/files/apnt191.htm).
  + Corrected: DPTR simulation of Evatronix R8051XC; when 2 DPTR where selected the auto-increment feature (DPC register) did not work. Two R8051XC devices are now in the device database: **R8051XC (8 DPTR)** with simulation for 8 DPTR, **R8051XC (2 DPTR)** with simulation for 2 DPTR.
  + Corrected: SiLABS simulation for UART #1 had a problem with the transmit interrupt bit (TI) when SFR page was set to 1.
* **[Cx51 Compiler]**
  + Corrected: the MODC2 directive did not correctly save and restore multiple DPTR registers on interrupt entry/exit.
  + Corrected: Assembler instructions inserted with #pragma ASM trigger now register usage of all CPU registers and therefore avoids register clashes.
  + Corrected: strcmp and strncmp library functions changed from signed char to unsigned char compare (ANSI requirement).
  + Improved: detection of conflicting memory types when used in combination with typedef's, for example:  
    typedef char code CCHAR;  
    typedef CCHAR xdata XCHAR; // generates now WARNING C185: different memory space  
    CCHAR idata var2; // generates now WARNING C185: different memory space
* **[LX51 Linker/Locater]**
  + Corrected: REMOVEDUNUSED did not correctly work with SROM symbols and linker code packing.
  + Corrected: debug symbols of absolute bits generated in AX51 had wrong offset.
  + Corrected: segment locating with the LAST keyword generated unnecessary memory gaps when used with code banking.
  + Corrected: when linker code packing is used, an address reference to *far* variables with *\_at* placement was wrong.
* **[BL51 Linker/Locater]**
  + Corrected: segments with a AJMP instruction as last instruction where located at the end of a 2KB block which generated a linker error.
* **[ULINK and ULINK2 Support]**
  + Corrected: Verify failed on �PSD devices when common segments where located to code banks, but no bank 0 exists.

### C51 Version 8.09 Release

* **[Device Simulation]**
  + Corrected: wrong timing of the Timer 1 in the Infineon XC800 devices.
  + Corrected: clock calculation of Infineon XC88x devices was incorrect.
  + Corrected: Dallas D80C400 simulation did not correctly switch to contiguous mode.
  + Added: Simulation for [Atmel AT89C51AC3](http://www.keil.com/dd/chip/3987.htm).
* **[Device Support]**
  + Corrected: when debugging Infineon XC800 Devices with the DAS interface data/idata variables where shown incorrectly.
* **[Target Debugging for Analog Devices ADuC83x, ADuC84x, and ADE7xxx]**  
  **Options - Project - Debug - Use: ADI Monitor Driver** selects target driver for the Analog Devices ADuC834, ADuC84x, and ADE7xxx devices. This driver is now extended to support the 1-Pin Pod interface and the new ADE7xxx devices.
* **[Monitor-51, Monitor-390]**
  + Corrected: potential communication problems with low-cost USB-COM adapters.
* **[Cx51 Compiler]**
  + Corrected: a code generation problem with bit-field arrays when the array index is a function return value.

### C51 Version 8.08a Release

* **[Device Simulation]**
  + Corrected: the previous version had a delay when starting signal functions. This delay is now removed so that the startup behavior is identical to releases before version 8.06.
  + Corrected: the behavior of JBC instructions on I/O ports was not fully correct. JBC instructions now read the SFR register (Px) instead of the I/O port value (PORTx).
* **[Cx51 Compiler]**
  + Corrected: integer promotion was missing on complex arithmetic with char/unsigned char and multiplication or division.
* **[Ax51 Macro Assembler]**
  + Enhanced: the \_DATE2\_ macro is now defined also for the A51 and AX51 Macro Assembler.
* **[uVision3 IDE]**
  + Corrected: potential crash in the project window on right mouse click when no item was selected.
* **[Device Support]**
  + Corrected: Peripheral display for Port 4 and Port 5 of the NXP 89LPC952 device was missing.
  + Enhanced: on XC800 devices the dialog **Project - Options - Debug - ULINK Settings - Disable interrupts during steps** is implemented. This option disables interrupts during  single-stepping and therefore executes only instructions from the current function.
  + Added support for Infineon TLE78xx series.
  + Corrected: simulation for external interrupt inputs EINT0 and EINT1 on Infineon XC800 devices.
  + Corrected: debugger startup problems with the Infineon DAS server.

### C51 Version 8.06 Release

* **[Device Support]**
  + Infineon XC800 Devices: added debugging and flash programming support for new Infineon XC800 devices (XC866-1FR, XC856) with ULINK and Infineon DAS server.
  + Enhanced: Infineon XC800 startup code **START\_XC.A51** V1.02 that supports pdata addressing ([C51: USING PDATA VARIABLES ON INFINEON XC800](http://www.keil.com/support/docs/3285.htm)).
  + SST SmartCards: added core features for device simulation.
* **[Device Simulation]**
  + Corrected: interrupt vector for 2nd UART on Philips P89LPC952 was incorrectly configured in simulator and target dialog.
  + Enhanced: VTREG PPAGE is initialized to 0 on all Philips LPC900 devices to allow simulation of MOVX @Ri without configuration.
  + Corrected: a problem with AT89S8252 EEPROM simulation.
  + Corrected: a problem with the baudrate generation on Atmel devices with X2 feature (the baudrate was displayed incorrect).
  + Corrected: a problem with code banking on Mentor M8051EW core.
* **[Cx51 Compiler]**
  + Corrected: code that is not used (i.e. with macros) is removed, even when it creates other side effects.
  + Corrected: unexpected error message for syntactical correct statement.  
    struct st2 { unsigned char uc1; unsigned char uc2; };  
    struct st1 { struct st2 st2; unsigned char u1; unsigned char u2; };  
    struct st1 st;  
      
    void main (void) {  
     (&st.st2)->uc1 = 0; // gives error, but should be Ok.  
    }
  + Corrected: library function **toint** did no flag values 0x3A - 0x40 as incorrect.
* **[ULINK and ULINK2 Support]**
  + Added: support for ULINK2 for the Infineon XC800 and ST uPSD series.
  + Added: device support for Infineon XC886, XC888, and XC856.

### C51 Version 8.05 Release

* **[Device Simulation for Infineon XC88x Series]**  
  Added device simulation for Infineon XC886 and Infineon XC888.
* **[Device Simulation for Philips P89LPC952/954]**  
  Corrected: the two serial windows did not work for the Philips P89LPC952/954 devices.
* **[Device Simulation for M8051EW]**  
  Corrected: when M8051EW features were enabled, it was not possible to debug non-banking applications.
* **[Device Simulation for R8051XC]**  
  Enhanced: some features were not covered in the first revision of the simulator. Now the simulator also takes care about peripheral timing, and write operations to code memory.
* **[LX51 Linker/Locater]**  
  Corrected: when using interbank call table optimization (?B\_RST\_BANK != 0xFF), the linker was optimizing too much.
* **[ULINK Driver for ST uPSD]**  
  Corrected: flash programming did not work for uPSD3422 devices.
* **[Cx51 Compiler]**
  + Enhanced: C51 did issue an error when accessing struct members with  *s->member* instead of *s.member*.
  + Corrected: using multiple dummy assignments to remove unused variables may cause register overwrites.
  + Corrected: potential code problems when incrementing far pointers with long constants.  
    void func (void) {  
     unsigned int i;  
     long far\* entry;  
      
     while(i) {  
     i--; // increment missing  
     entry += 1L; // due to 'far' pointer increment with 1L  
     }   
    }
  + Corrected: potential problem on SmartMX, when using Optimize level 8 or 9 without OBJECTADVANCED.  
    #pragma MXP  
    int xdata x;  
    char xdata \* xdata p;  
      
    void f1 (char \*);  
    void f2 (char \*);  
      
    void main (void) { // uses CMPW instruction that affects 'Z' flag  
     if (x == 0xFFFF) f1 (p); // MOVX A,Rx,@DPTR destroys 'Z' flag   
     else f2 (p); // and cannot be combined  
    }

### C51 Version 8.04 Release

* **[Cx51 Compiler]**
  + Enhanced: The *Warning C259: pointer: different mspace* is improved and covers now also situations where an address value is assigned.
  + New: The *Warning C289: converting non-pointer to pointer* is issued when a integer value is assigned to a pointer.
  + Corrected: A problem with the SRC file output is wrong with optimized address values.
  + Corrected: dummy read to MD3 was missing for int\*int multiplication when using the Infineon/Evatronix MDU.
  + Added: Support for the SiLABS Arithmetic Accelerator (available in C8051F12x and F13x devices) in the far banking library.
* **[Device Support for Evatronix/Cast R8051XC Core]**  
  Added complete simulation and compiler support for the features of the R8051XC core. Detailed information is provided in  [Application Note 191: Toolchain Extensions for the R8051XC Core](http://www.keil.com/appnotes/docs/apnt_191.asp).
* **[Device Support for Mentor M8051EW Core]**  
  Enhanced simulation support for the Mentor M8051EW memory extension features. It is now possible to simulate code banking and far memory applications and the address of the  The address of the extension corefeatures of the R8051XC core. Detailed information is provided in  [Application Note 171: Using M8051EW Memory Extension](http://www.keil.com/appnotes/docs/apnt_171.asp).
* **[Device Support for Infineon XC800 Series]**  
  Added ULINK debugging support and DAS driver for new Infineon XC800 devices (XC886, XC888). Detailed information is
* **[BL51 and LX51 Linker/Locater]**  
  Corrected: there might be incorrect *WARNING L15: MULTIPLE CALL TO FUNCTION* messages when using syntax: **OVERLAY (\* ! (func1, func2,func3,...))** to group more than just two functions.

### C51 Version 8.02 Release

* **[uVision Debugger]**  
  Added peripheral simulation support and target debugging dialogs for the following devices:
  + Atmel  [AT89C51RE2](http://www.keil.com/dd/chip/3986.htm), [AT89C51IE2](http://www.keil.com/dd/chip/4042.htm),  [AT89C51CC03](http://www.keil.com/dd/chip/3611.htm),  [AT8xC51SND1](http://www.keil.com/dd/chip/3323.htm), [AT89S8253](http://www.keil.com/dd/chip/3784.htm),  [AT89LP2052](http://www.keil.com/dd/chip/3874.htm),  [AT89LP4052](http://www.keil.com/dd/chip/3875.htm)
  + Revised: Atmel  [AT89C5131/AT89C5131A](http://www.keil.com/dd/chip/3533.htm) (added TWI), [AT8xC5132](http://www.keil.com/dd/chip/3532.htm) (added TWI, ADC)
  + Philips  [P89LPC9102](http://www.keil.com/dd/chip/3937.htm),  [P89LPC9103](http://www.keil.com/dd/chip/3938.htm),  [P89LPC9107](http://www.keil.com/dd/chip/3939.htm).  [P89LPC9221](http://www.keil.com/dd/chip/3940.htm),  [P89LPC9311](http://www.keil.com/dd/chip/4041.htm),  [P89LPC932A1](http://www.keil.com/dd/chip/3935.htm), [P89LPC938](http://www.keil.com/dd/chip/3852.htm),
  + Philips  [P89LPC9401](http://www.keil.com/dd/chip/3959.htm)/[P89LPC9408](http://www.keil.com/dd/chip/4040.htm) (without LCD Driver), [P89LPC952](http://www.keil.com/dd/chip/3936.htm), [P89LPC964](http://www.keil.com/dd/chip/4038.htm), [P89LPC966](http://www.keil.com/dd/chip/4039.htm)
  + Philips [P89V660](http://www.keil.com/dd/chip/3990.htm), [P90V662](http://www.keil.com/dd/chip/3991.htm), [P89V664](http://www.keil.com/dd/chip/3992.htm)
* **[LX51 Linker/Locater]**  
  Corrected a problem with code banking, the linker reported incorrectly error L124: BANK SWITCH MODULE INCORRECT.
* **[Cx51 Compiler]**  
  Corrected a macro expansion problem, array index calculations with negative offset, and far access to absolute memory locations.
* **[Target Debugging Support for Infineon XC800 Series]**  
  Added ULINK debugging support and DAS driver for new Infineon XC800 devices (XC886, XC888).
* **[ULINK Driver for ST uPSD]**  
  Added new JTAG device ID's for ST uPSD3212, uPSD3312, and uPSD3422.

### C51 Version 8.01 Release

* **[uVision Debugger]**  
  Added peripheral simulation support and target debugging dialogs for the following devices:
  + [Silicon Labs C8051F120](http://www.keil.com/dd/chip/3469.htm), [Silicon Labs C8051F121](http://www.keil.com/dd/chip/3470.htm), [Silicon Labs C8051F122](http://www.keil.com/dd/chip/3471.htm), [Silicon Labs C8051F123](http://www.keil.com/dd/chip/3472.htm),
  + [Silicon Labs C8051F124](http://www.keil.com/dd/chip/3473.htm), [Silicon Labs C8051F125](http://www.keil.com/dd/chip/3474.htm), [Silicon Labs C8051F126](http://www.keil.com/dd/chip/3475.htm), [Silicon Labs C8051F127](http://www.keil.com/dd/chip/3476.htm),
  + [Silicon Labs C8051F130](http://www.keil.com/dd/chip/3768.htm), [Silicon Labs C8051F131](http://www.keil.com/dd/chip/3769.htm), [Silicon Labs C8051F132](http://www.keil.com/dd/chip/3770.htm), [Silicon Labs C8051F133](http://www.keil.com/dd/chip/3771.htm)
* **[P89LPC952 and MCB950 Board Support]**  
  Added support for Philips P89LPC95x device series.
* **[AX51 Macro Assembler]**  
  Corrected a problem with forward references in symbols which generates an error message.
* **[LX51 Linker/Locater - Code Packing]**  
  Corrected a potential problem with code packing when modules are translated with different optimization levels (less than 8) but the OBJECTADVANCED directive.
* **[L51\_BANK.A51 - Code Banking Configuration File]**  
  Changed behavior of the ?B\_RESTORE\_BANK entry with ?B\_MODE=0 to avoid glitches when using the RTX51 or RTX51 Tiny operating system together with code banking.
* **[Cx51 Compiler]**  
  Version number changed for logistic reasons. No other changes compared to V8.00.

### C51 Version 8.00 Release

* **[uVision3 IDE]**  
  The �Vision3 IDE contains several enhancements orrected: the device simulation covers now the latest timing specification for Dallas DS89C420, DS89C430, DS89C440, and DS89C450 devices. The timer simulation was previously based on a older data book and therefore incorrect.
* **[Device Simulation]**
  + Corrected: the device simulation covers now the latest timing specification for Dallas DS89C420, DS89C430, DS89C440, and DS89C450 devices. The timer simulation was previously based on a older data book and therefore incorrect.
* **[Target Debugging for Analog Devices ADuC83x and ADuC84x]**  
  **Options - Project - Debug - Use: ADI Monitor Driver** selects target driver for the Analog Devices ADuC834 and ADuC84x devices. This driver directly connects via a serial COM interface to the on-chip Download/Debug Kernel of the ADuC device. No specific monitor or firmware is required. A detailed  documentation is available in the **Analog Devices ADuC83x/84x Download/Debug Driver User's Guide** (..\C51\HLP\MonADI.CHM).
* **[Support for Infineon XC866]**  
  Added complete support for new Infineon XC800 Device series including device simulation, ULINK driver, and MCBXC866 Evaluation Board support.
  + Example projects are provided in the folder **..\C51\Examples\Infineon XC866**.
  + Complete documentation is available in the **MCBXC866 User's Guide** (..\C51\HLP\MCBXC866.CHM) which also explains the ULINK driver.
* **[Support for ST uPSD34xx Series]**  
  Added complete ULINK support for new ST uPSD34xx device series.
* **[C Library]**
  + Corrected: on Dallas 390, 400, 5240, and 5250 devices **tan (INF)** generated a wrong return, and **printf ("%f")** did not print the floating point value INF and NaN.
  + Corrected: the return value of scanf and sscanf was just 0xFF instead of -1 when no arguments where processed.
  + Corrected: the library takes care about the changed behavior of the Memory Accelerator on **Dallas DS80C390 Rev. C**.
  + Corrected: on Dallas 390, 400, 5240, and 5250 devices memmove in xdata memory failed when source buffer is overlapping destination buffer.

### C51 Version 7.50a Release

* **[LX51 Linker/Locater]**
  + Corrected: potential problem with Linker Code Packing that might cause in-efficient operation or a MEMORY SPACE OVERLAY warning.
  + Corrected: fixup error messages when using the **REMOVEUNUSED** directive.
  + Corrected: when using L51\_BANK.A51 the far memory addressing used a wrong offset (-64KB). Instead of X:0x20000 the X:0x10000 was addressed.
* **[BL51 Linker/Locater]**  
  The new BL51 Linker/Locater was by accident not included in Version 7.50.
* **[C Library]**  
  Corrected a problem on Dallas 390, 400, 5240, and 5250 devices with **log** and **log10** when const data is not in stored in segment 0 (C:0x0000-C:0xFFFF).

### C51 Version 7.50 Release

* **[uVision2 Debugger]**  
  Added Extended Memory Simulation for Mentor M8051EW. Refer to **Application Note 171: Using M8051EW Memory Extension** in the folder **\C51\EXAMPLES\M8051EW**.  
  Added peripheral simulation support and target debugging dialogs for the following devices:
  + [Dallas Semiconductor DS89C420](http://www.keil.com/dd/chip/3219.htm),
  + [Dallas Semiconductor DS89C430](http://www.keil.com/dd/chip/3673.htm),
  + [Dallas Semiconductor DS89C440](http://www.keil.com/dd/chip/3674.htm),
  + [Dallas Semiconductor DS89C450](http://www.keil.com/dd/chip/3675.htm),
  + [Silicon Labs C8051F000](http://www.keil.com/dd/chip/3263.htm),
  + [Silicon Labs C8051F001](http://www.keil.com/dd/chip/3491.htm),
  + [Silicon Labs C8051F002](http://www.keil.com/dd/chip/3493.htm),
  + [Silicon Labs C8051F005](http://www.keil.com/dd/chip/3265.htm),
  + [Silicon Labs C8051F006](http://www.keil.com/dd/chip/3494.htm),
  + [Silicon Labs C8051F007](http://www.keil.com/dd/chip/3495.htm),
  + [Silicon Labs C8051F010](http://www.keil.com/dd/chip/3499.htm),
  + [Silicon Labs C8051F011](http://www.keil.com/dd/chip/3500.htm),
  + [Silicon Labs C8051F012](http://www.keil.com/dd/chip/3264.htm),
  + [Silicon Labs C8051F015](http://www.keil.com/dd/chip/3501.htm),
  + [Silicon Labs C8051F016](http://www.keil.com/dd/chip/3502.htm),
  + [Silicon Labs C8051F017](http://www.keil.com/dd/chip/3266.htm),
  + [Silicon Labs C8051F350](http://www.keil.com/dd/chip/3282.htm),
  + [Silicon Labs](http://www.keil.com/dd/chip/3282.htm) [C8051F351](http://www.keil.com/dd/chip/3283.htm),
  + [Silicon Labs](http://www.keil.com/dd/chip/3282.htm) [C8051F352](http://www.keil.com/dd/chip/3284.htm),
  + [Silicon Labs](http://www.keil.com/dd/chip/3282.htm) [C8051F353](http://www.keil.com/dd/chip/3285.htm),
  + [SST SST89E554RC](http://www.keil.com/dd/chip/3306.htm),
  + [SST SST89E564RD](http://www.keil.com/dd/chip/3305.htm),
  + [SST SST89V554RC](http://www.keil.com/dd/chip/3304.htm),
  + [SST SST89V564RD](http://www.keil.com/dd/chip/3303.htm).
* **[ISD51 In-System Debugger]**  
  Added example configuration for Dallas DS89C420, DS89C430, DS89C440, and DS89C450 devices. For details refer to [Application Note 177: Using ULINK with STMicroelectronics Turbo �PSD 3300/3400 Devices](http://www.keil.com/appnotes/docs/apnt_177.asp) and the sample projects in the folder **..\C51\EXAMPLES\ST uPSD**.
* **[C51 Compiler]**
  + Corrected a code generation issue for negative array index values. For example:  
    signed int i = v1 - v2;  
    value = table [i + 4]; // code works for 'signed char' index  
     // but fails with 'signed int' index
  + Added[**MODC2 Compiler Directive**](http://www.keil.com/support/man/docs/c51/c51_modc2.htm): enables use of dual data pointers available on the Cast and Evatronix R80515 core. Using additional data pointers improves the performance of the following library functions: **memcpy**, **memmove**, **memcmp**, **strcpy**, and **strcmp**.
  + Added [**MODH2 Compiler Directive**](http://www.keil.com/support/man/docs/c51/c51_modh2.htm): enables use of dual data pointers available on Hynix, ST uPSD 33xx, and ST uPSD 34xx devices. Using additional data pointers improves the performance of the following library functions: **memcpy**, **memmove**, **memcmp**, **strcpy**, and **strcmp**.
* **[CX51 Compiler]**  
  Corrected the following problems for the SmartMX instruction set:
  + Switch/case with **long** types and **ROM(HUGE)**.
  + Over optimization with **CMPW** instruction.
  + Stack adjustment failure with **setjmp/longjmp** library routines.
* **[C Library]**  
  Corrected several library problems including:
  + Corrected a problem on Dallas 390, 400, 5240, and 5250 devices with  **asin**, **acos**, and **atan** when const data is not in stored in segment 0 (C:0x0000-C:0xFFFF).
  + The **labs** function has been optimized and is now fully reentrant.
  + Added configuration symbol ?C?DPSEL that defines DPSEL SFR address for **MOD517(NOAU)** multiple DPTR support. May be used for Mentor M8051EW based devices which have the Infineon method for multiple DPTR but with a different DPSEL SFR address. The ?C?DPSEL definition shown below may be included in a chip-specific Startup.A51 file. Without this definition, the DPSEL register is accessed at the default address 0x92.  
    PUBLIC ?C?DPSEL  
    ?C?DPSEL DATA 0A2H ; define DPSEL address for Mentor M8051EW
* **[LX51 Linker]**  
  Added the **REMOVEUNUSED** (abbreviation **RU**) directive which removes unused program and data segments provided that Data Overlaying is enabled.
* **[ULINK]**  
  Added instruction trace support to the STMicroelectronics uPSD ULINK Driver. For details refer to [Application Note 177: Using ULINK with STMicroelectronics Turbo �PSD 3300/3400 Devices](http://www.keil.com/appnotes/docs/apnt_177.asp) and the sample projects in the folder **..\C51\EXAMPLES\ST uPSD**.
* **[BL51/LX51 Linker]**  
  Improved the **OVERLAY** directive. Now, using **OVERLAY (\* ! (func1, func2))**, you may combine the segments of several function call trees. This is useful for interrupt functions that have overlayable data but use the same interrupt level. Such interrupt functions cannot interrupt each other. Therefore, data overlaying of both call trees is possible. For example:  
  void irq0 (void) interrupt 0 {  
   unsigned char arr[10];  
   arr[0] = 0;  
  }  
    
  void irq1 (void) interrupt 1 {  
   unsigned char arr[10];  
   arr[0] = 0;  
   }  
    
  If irq0 and irq1 are set to the same priority level their data areas may be overlaid. The **OVERLAY** directive may be specified to do that as follows:  
  BL51 ... OVERLAY (\* ! (irq0, irq1))  
  The linker map file shows the following OVERLAY MAP.  
  SEGMENT DATA\_GROUP   
   +--> CALLED SEGMENT START LENGTH  
  ----------------------------------------------  
   ?PR?IRQ1?I 0008H 000AH  
  \*\*\* NEW ROOT \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*  
   ?PR?IRQ0?I 0008H 000AH  
    
  Note that both functions' call trees are overlaid.

### C51 Version 7.20 Release

* **[uVision2 Debugger]**  
  Added peripheral simulation support for the following devices:
  + [Analog Devices ADuC841](http://www.keil.com/dd/chip/3551.htm),
  + [Analog Devices ADuC842](http://www.keil.com/dd/chip/3552.htm),
  + [Analog Devices ADuC843](http://www.keil.com/dd/chip/3687.htm),
  + [Analog Devices ADuC845](http://www.keil.com/dd/chip/3676.htm),
  + [Analog Devices ADuC847](http://www.keil.com/dd/chip/3688.htm),
  + [Analog Devices ADuC848](http://www.keil.com/dd/chip/3689.htm),
  + [Altium Nexar TSK51x](http://www.keil.com/dd/chip/3730.htm) MCU Core,
  + [Cast/Evatronix R8051](http://www.keil.com/dd/chip/3621.htm) MCU Core,
  + [Cast/Evatronix R80515](http://www.keil.com/dd/chip/3622.htm) MCU core,
  + [DCD DR8051](http://www.keil.com/dd/chip/3664.htm) MCU core,
  + [DCD DR80390](http://www.keil.com/dd/chip/3658.htm) MCU core,
  + [DCD DR8051XP](http://www.keil.com/dd/chip/3666.htm) MCU core,
  + [DCD DR80390XP](http://www.keil.com/dd/chip/3663.htm) MCU core,
  + [Mentor M8051EW](http://www.keil.com/dd/chip/3227.htm) MCU core,
  + [TI MSC1200Y2](http://www.keil.com/dd/chip/3706.htm),
  + [TI MSC1200Y3](http://www.keil.com/dd/chip/3707.htm).

CPU core simulation may be expanded with user peripherals using the [AGSI Interface](http://www.keil.com/appnotes/docs/apnt_154.asp).

* **[ISD51 Configuration Examples]**  
  Added ISD51 configuration for the TI MSC1200. Refer to [Application Note 183: Use ISD51 on TI MSC1200](http://www.keil.com/appnotes/docs/apnt_183.asp) for more information.
* **[ISD51 Configuration Examples]**  
  Revised the configuration for Philips LPC900 to match the current Philips LPC900 device versions.
* **[FlashMonitor]**  
  Added a new configuration for the [Atmel AT8xC5122](http://www.keil.com/dd/chip/3526.htm). Current configurations support almost all new Atmel device variants and are summarized in the **\KEIL\C51\FlashMon\ReadMe.txt** file.
* **[C51 Compiler]**  
  Added intrinsic functions **\_push\_** and **\_pop\_** that may be used to save and restore **sfr** registers in interrupt functions.
* **[C51 Compiler]**  
  Added support for the [Silicon Labs C8051F12x](http://www.keil.com/dd/cl/siliconlabs/8051.htm) multiply and accumulate unit (MAC0). The **MDU\_F120** directive enables use of MAC0 for int and long multiplication and long shift operations.
* **[CX51 Compiler]**  
  Corrected a problem with far pointers and long arithmetic.
* **[ULINK Driver for ST �PSD series]**  
  Corrected a problem while programming Flash memory that caused the microcontroller to execute random instructions. The MCU is now forced into RESET while programming the Flash.

### C51 Version 7.10 Release

* **[uVision2 Debugger]**  
  Added simulation support for the following devices:
  + Philips P89LPC935 and other downgraded LPC900 devices
  + Philips P89C669
  + ST �PSD33xx
* **[uVision2 Debugger]**  
  Corrected A/D converter simulation of the ADuC831.
* **[LX51 Linker Code Packing]**  
  Corrected a problem with code packing and JMP optimizations.
* **[ULINK Driver for ST �PSD series]**  
  Merged the Flash and Debug Setup Dialog. The ST Merge Utility (UTLADRM.EXE) may be called automatically. Additionally, a problem with lock-ups was corrected.
* **[C51 Compiler]**  
  Corrected a problem with unbalanced PUSH/POP sequences in complex indirect function calls.

### C51 Version 7.09 Release

* **[uVision2 Debugger - ULINK Support for STMicroelectronics �PSD3300/3400]**  
  Added final release of the ULINK debugging and Flash programming support for the new **STMicroelectronis �PSD3300/3400** devices. Program examples and an [Application Note](http://www.keil.com/appnotes/docs/apnt_177.asp) are provided are in the **\KEIL\C51\EXAMPLES\ST uPSD** folder.
* **[LX51 Linker Code Packing]**  
  Corrected a potential problem with linker code packing which may cause the linker/locater to hang.

### C51 Version 7.08 Release

* **[C51 Compiler]**  
  Corrected a potential problem with the CSTXPTR function of the EEPROM program examples for the Atmel parts (**\KEIL\C51\EXAMPLES\FarMemory\E2PROM on T89C51RD2** and **\KEIL\C51\EXAMPLES\FarMemory\3 XData Areas on T89C51RD2**).
* **[Cx51 Compiler]**  
  When the **setjmp** and **longjmp** library routines are used in a code banking application, you must include the source file **\KEIL\C51\LIB\SETJMP.A51** in your project. This file contains versions of these routines that support code banking. The routines in the standard library do not support code banking applications.
* **[Cx51 Compiler]**  
  Corrected a problem passing complex function parameters when far variables are used as function arguments.
* **[A51/AX51 Macro Assembler]**  
  Modified the assembler so that core SFR register symbols (ACC, B, DPL, DPH, PSW, SP) are automatically defined even when the **NOMOD51** directive is used. This avoids error messages when generating assembler source (SRC) files from C modules that do not include a register definition file.
* **[AX51 Macro Assembler]**  
  Added the **EVEN** directive which is described in the Ax51 User's Guide. Previously, this directive was available only in the A251 Assembler.
* **[LX51 Linker]**  
  Corrected a problem with the memory allocation strategy that was introduced in Version 7.07. This problem caused incorrect address calculations for constant segments that were located after packed code segments.
* **[LX51 Linker]**  
  Corrected a problem with wildcards in the **SEGMENTS** directive. For example, **SEGMENTS (?PR?\*?module (C:0x4000))** did not locate all segments above 0x4000. Instead only the first segment was located at C:0x4000 and other segments were located within the **CLASS** definition.
* **[ISD51 In-System Debugger]**  
  Corrected a problem with flash breakpoints when the flash block size (CBLK\_SZ) was configured for 1 byte.
* **[Cx51 Run-Time Library]**  
  Improved the **rand** library routine to deliver better distributed pseudo-random numbers. The new algorithm is based on a galois LFSR generator.
* **[uVision2 Debugger/Simulator]**  
  Added simulation for the following IP Cores:
  + [Actel Core8051](http://www.keil.com/dd/chip/3624.htm).
  + [Cast C8051 Core](http://www.keil.com/dd/chip/3619.htm), [Cast D80530 Core](http://www.keil.com/dd/chip/3620.htm), [Cast R8051 Core](http://www.keil.com/dd/chip/3621.htm), and [Cast R80515 Core](http://www.keil.com/dd/chip/3622.htm).
  + [Dolphin Flip8051 Breeze](http://www.keil.com/dd/chip/3626.htm), [Dolphin Flip8051 Cyclone](http://www.keil.com/dd/chip/3629.htm), [Dolphin Flip8051 Thunder](http://www.keil.com/dd/chip/3628.htm), and [Dolphin Flip8051 Wind](http://www.keil.com/dd/chip/3627.htm).
* **[uVision2 Debugger]**  
  Added ULINK debugging and Flash programming support for the new **STMicroelectronics �PSD3300/3400** series of devices. Also added Flash programming support for the �PSD3200 series of devices. Program examples and an [Application Note](http://www.keil.com/appnotes/docs/apnt_177.asp) are provided in the **\KEIL\C51\EXAMPLES\ST uPSD** folder.
* **[uVision2 IDE]**  
  Corrected a problem with menu and shortcut configuration on Windows NT machines.
* **[uVision2 Debugger/Simulator]**  
  Corrected simulation and target display problems with the Philips LPC900 series (i.e. the DIVM factor).

### C51 Version 7.07 Release

* **[uVision2 IDE]**  
  Added a new dialog for project component management under **Project - Components, Environment and Books**. This dialog allows you to change the order of project targets and file groups.
* **[uVision2 Debugger/Simulator]**  
  Added simulation for the following devices:
  + Atmel AT89C5131 (except USB)
  + Atmel AT89C5132 (except A/D Converter, USB, Audio Interface, MMC Controller, and IDE/ATAPI Interface)
  + Cygnal C8051F300
  + Cygnal C8051F301
  + Cygnal C8051F302
  + Cygnal C8051F303
  + Cygnal C8051F304
  + Cygnal C8051F305
  + Cygnal C8051F310
  + Cygnal C8051F311
  + Cygnal C8051F320
  + Cygnal C8051F321
  + Cygnal C8051F330
  + Cygnal C8051F331
  + TI MSC1210 (IC Simulation)
  + TI MSC1211
  + TI MSC1212
* **[uVision2 Debugger/Simulator]**  
  Corrected the following simulation problems:
  + Analog Devices ADuC831: The internal RC clock (32768 Hz) is used for the watchdog timer. This was incorrectly documented in the first datasheets.
  + Dallas Semiconductor Devices: The Watchdog EWT reset is now performed only on power-up reset and not on every reset.
  + Winbond Devices: The Watchdog EWT reset is now performed only on power-up reset and not on every reset.
* **[uVision2 Debugger]**  
  Corrected problems viewing local variables in projects linked with the LX51 Extended Linker/Locater.
* **[C51 Compiler]**  
  Corrected problems in Dallas Contiguous Mode with \*(\*ptr++) type constructs and far pointer initialization at file level.
* **[CX51 Compiler]**  
  Corrected problems for Philips MX when far/generic pointer assignments are reused in the subsequent statements. For example:  
   unsigned char far \* far pbMemory;  
   unsigned long volatile ulAddress;  
    
   pbMemory += 1L; // uses ?C?PSTPTR to save the result  
   ulAddress = pbMemory; // uses wrong result of the previous ?C?PSTPTR library function
* **[C51 Compiler]**  
  Corrected problems with SRC output on extended 8051 platforms like Dallas Contiguous Mode and Philips 51MX.
* **[C51 Compiler]**  
  Added the ability to locate **far** memory variables in HDATA memory using the **\_at\_** keyword.
* **[LX51 Linker]**  
  Improved memory allocation in linker code packing to reduce the size of segment gaps when the **SEGMENTS** directive is used with assembler segments.
* **[Ax51 Macro Assembler]**  
  Added the **DEFINE** command line directive. This directive allows you to supply C preprocessor on the command line. The syntax is identical to that of the Cx51 Compiler.
* **[Monitor-390]**  
  Corrected problems with xdata memory updates and added support for Dallas 400 and Dallas 5240 devices.
* **[ISD51 In-System Debugger - Version 2]**  
  Corrected a problem that caused serial break to fail when configured for non-Flash breakpoints. Added example for TI MSC121x devices in the **\KEIL\C51\EXAMPLES\TI MSC121X** folder.

### C51 Version 7.06 Release

* **[ISD51 In-System Debugger - Version 2]**  
  Corrected a problem that caused serial break to fail on ISD51 when configured for non-Flash breakpoints.
* **[Flash Monitor-51 Version 4]**  
  Added configurations for Atmel AT89C51RD2 and AT89C51SND1.
* **[Flash Monitor-51 Version 4]**  
  Corrected a problem that caused Break on Serial Interrupt to fail when the monitor was generated using older versions of the tools.
* **[uVision2 Debugger/Simulator]**  
  Added simulation for the following devices:
  + Atmel AT89C51RD2
  + Atmel AT89C51ED2
  + Atmel AT89C51ID2
  + Dallas Semiconductor 80C530
  + Philips 8xC652
  + Philips 8xC654
* **[uVision2 Debugger/Simulator]**  
  Corrected simulation problems with the CCU Timer on the Philips P89LPC932.
* **[uVision2 Debugger/Simulator]**  
  Added context menu commands in the Source Window and Disassembly Window for Set Program Counter, Show Disassembly, and Show Source Code.
* **[Cx51 Compiler]**  
  Corrected a problem that caused **far** pointer comparisons to NULL to fail when the statement immediately following re-used the same pointer.
* **[Cx51 Compiler]**  
  Corrected a problem with the **NOINTPROMOTE** directive that caused the compiler to generate incorrect code. This problem was introduced in C51 V7.04 in an effort to correct another integer promotion problem.

### C51 Version 7.05 Release

* **[ISD51 In-System Debugger - Version 2]**  
  Added several new features including:
  + Real-Time Flash Breakpoints using In-System Application Programming (IAP),
  + User I/O via serial debugging interface,
  + Address range support in the memory verify function.
* **[Flash Monitor-51 - Version 4]**  
  A new variant of Monitor-51 is included in the PK51 Professional Developers Kit. The new Monitor runs on unmodified Flash Devices that provide IAP programming. It requires no von-Neumann memory and can run from the on-chip resources of standard 8051 Flash Devices. The Flash Monitor includes Flash download and real-time breakpoint support. Currently the Monitor is pre-configured for the Atmel T89C51CC01, T89C51RC2, and T89C51RD2 but it can easily be configured for other devices.
* **[uVision2 Debugger/Simulator]**  
  Added simulation support for the Atmel T89C51CC02, T8xC5115, AT89C1051, AT89C1051U, AT89C2051, and AT89C4051 devices.
* **[uVision2 Debugger/Simulator]**  
  Added simulation support for the Philips P8xC51Rx2, P8xC51RB2H/RC2H/RD2H, and P8xC3xX2 devices.
* **[uVision2 Debugger/Simulator]**  
  Corrected a simulation problem with the AT89S8252 EEPROM and Dual DPTR access.
* **[uVision2 Debugger/Simulator]**  
  Corrected a simulation problem with the ADuC832 ADC DMA Stop.
* **[uVision2 Debugger]**  
  Corrected a problem with local variables not displaying in the watch window - locals tab.
* **[LX51 Extended Linker]**  
  Corrected a potential problem with linker code packing on optimize level 10 and 11.
* **[C51 Compiler]**  
  Corrected erroneous combining of identical end sequences of while (1) loops.

### C51 Version 7.04 Release

* **[Philips MX Device Support]**  
  Changed INIT\_MX.A51. Now, initialization is enabled for **far variables** by default. **far variables** may now be absolutely located with **\_at\_**.
* **[MON390 Monitor for Dallas Contiguous Mode]**  
  Corrected problems with breakpoints above 64KB code. Corrected a problem with single-stepping in switch/case statements.
* **[uVision2 Target Debugger]**  
  Added call stack display and step out command for classic 8051 devices. Added [EPM900](http://www.keil.com/epm900) Emulator/Programmer support for Philips 89LPC9xx Devices.
* **[C51 Compiler]**  
  Corrected integer promotion problems with combined pointer and char arithmetic. For example:  
  int xdata \*Test (int xdata \* adr, unsigned char a, unsigned char b) {  
   return adr+(a+b); // did not promote 'a+b' to int  
  }
* **[A51 Assembler, AX51 Assembler]**  
  Added support for C-style bitwise operators (| (OR), & (AND), ~ (NOT)) to the A51 Assembler and AX51 assembler. These operators are useful for common C and assembler header files that use **#define** statements.

### C51 Version 7.03a Release

* **[RTX51 Tiny2]**  
  Corrected os\_wait problems on K\_IVL, K\_TMO+K\_SIG events. Refer to **KEIL\C51\RTX51TINY2\README.TXT** for details.
* **[uVision2 Debugger/Simulator]**  
  Added **Cygnal 80C51F02x** device simulation.

### C51 Version 7.03 Release

* **[C51 Compiler]**  
  Corrected incorrect warnings on enum mismatches.
* **[LX51 Linker]**  
  Corrected fixup error messages on Dallas 390 target.

### C51 Version 7.02 Release

* **[LX51 Linker]**  
  Corrected problems with linker code packing and code banking and a potential problem with the bank switch table location in banking mode 4.
* **[LX51 Linker]**  
  Added the **SPEEDOVL** directive to makes LX51 and BL51 compatible for data overlaying. Detailed information on **SPEEDOVL** is available in the Assembler/Utilities User's Guide, Chapter 9, Control Summary.
* **[BL51 Linker, LX51 Linker, Libraries]**  
  Added support for Mentor M8051EW Memory Extension that provides access to 1MB ROM and 1MB RAM. The **IBANKING** directive supports the on-chip banking hardware on M8051EW-based devices and is available in both the BL51 Linker and the LX51 Linker. Additionally, LX51 may be configured with the L51IBANK.A51 file that supports a 64KB bank for constants and 16 x 64KB banks for **far** variables. Refer to the **\C51\EXAMPLES\M8051EW** folder for example code and additional information.
* **[C51 Compiler, CX51 Compiler]**  
  Corrected a potential problem with generic and far pointer comparisons to a NULL pointer constant.
* **[C51 Compiler, CX51 Compiler]**  
  Enhanced warning messages for **enum** and **memory-typed pointer** assignments.
* **[Monitor for Dallas Contiguous Mode]**  
  Released MON390 which provides a target monitor for the Dallas Contiguous Mode. Detailed information, pre-configured Monitor versions, and example programs may be found in the **\C51\MON390** folder.
* **[uVision2 Debugger/Simulator]**  
  Added simulation for several new devices (Atmel 89C51Ix and the Cygnal 80C51F02x). The Cygnal 80C51F02x devices are currently in beta status.
* **[uVision2 IDE]**  
  Added Flash menu to uVision2. This menu provides a direct interface to external Flash programming tools like Philips FlashMagic. Flash programming commands are configured under **Options for Target � Utilities**.
* **[RTX51 Tiny Version 2]**  
  Released RTX51 Tiny Version 2. This release contains several new enhancements like code banking support and cooperative task switching.

### C51 Version 7.01 Release

* **[C51 Compiler]**  
  Added support for Extended Call Return Mode (ECRM) available in the new Philips 51MX devices. This mode is configured in **START\_MX.A51**. It enhances the code density of the **ROM(HUGE)** memory model. This optimization requires that [Linker Code Packing](http://www.keil.com/support/docs/2214.htm) is enabled. Once enabled, ACALL, LCALL, and ECALL instructions are optimized.
* **[C51 Compiler]**  
  Corrected minor problems in the **ROM(HUGE)** memory model.
* **[uVision2 IDE]**  
  Added several new devices to the uVision2 device database.
* **[uVision2 IDE]**  
  Added peripheral simulation for the new Philips 89LPC932.
* **[uVision2 IDE]**  
  Added peripheral simulation for the second UART in Winbond devices.
* **[uVision2 IDE]**  
  Added peripheral simulation for the four priority levels in the new version of the Philips 8xC552 device.
* **[C51 Compiler]**  
  Corrected problems in **L51\_BANK.A51** with regards to variable code banking on classic 8051 devices that used standard banking hardware.
* **[C51 Compiler]**  
  Corrected a syntax problem (that was introduced in Version 7.00) in the **setjmp.h** header file.
* **[LX51 Linker]**  
  Validated LX51 [Linker Code Packing](http://www.keil.com/support/docs/2214.htm) for Philips 51MX and Dallas 390/400 devices.
* **[BETA RELEASE]**  
  Released RTX51 Tiny Version 2 BETA with the following new features and enhancements:
  + Code Banking Support
  + Explicit Task Switch Function
  + RUN Status Flag
  + CPU IDLE Mode Support
  + Hooks for Adding User Code to the RTX51 Tiny Hardware Timer Interrupt
  + Improved Handling for Interval Events
  + Reduced Code and Data Size
  + Improved Performance
* **[BETA RELEASE]**  
  Released MON390 BETA which provides a target monitor for the Dallas Contiguous Mode. Detailed information, pre-configured Monitor versions, and example programs may be found in the **\C51\MON390** folder.

### C51 Version 7.00 Release

* **[C51 Compiler]**  
  Added the **ROM(HUGE)** directive which provides support for the Philips 51MX Linear Programming Model. Select this option in uVision2 using Options for Target-Code Rom Size: Huge: 8MB program. More information is available in [Application Note 160](http://www.keil.com/appnotes/docs/apnt_160.asp): Programming the Philips 51MX Architecture with the Keil PK51.
* **[C51 Compiler]**  
  Added the ability to perform 24-bit arithmetic calculations using **far** pointers. For more information, refer to [Application Note 160](http://www.keil.com/appnotes/docs/apnt_160.asp): Programming the Philips 51MX Architecture with the Keil PK51.
* **[ISD51]**  
  Released [ISD51 (In-System Debugger)](http://www.keil.com/c51/isd51.htm): a new target debugger that may be linked to user applications. Refer to **\C51\ISD51** for more information.
* **[LX51 Linker]**  
  Added a new LX51 Linker-Level Optimization called [Linker Code Packing](http://www.keil.com/support/docs/2214.htm). This optimization analyzes and reduces total program size. In uVision2, enable this optimization in Options for Target - C51: Code Optimization: Linker Code Packing. This optimization is available for all projects even those that use code banking. Note that this optimization is still a BETA RELEASE for the Philips 51MX and Dallas 390/400 devices.
* **[C51 Compiler]**  
  Added two new optimizations to the C51 Compiler that reduce program code size. In uVision2, enable these optimization in Options for Target - C51: Code Optimization: Level.
* **[Lx51 Linker]**  
  Added Linker [Disassembly Output File](http://www.keil.com/support/docs/148.htm). This output file contains the complete disassembly of your application complete with intermixed high-level source and all addresses. In uVision2, enable this option in Options for Target - Listing - Linker Code Listing.

### C51 Version 6.23 Release

* **[C51 Compiler]**  
  Corrected problems with register optimizations in while loops.
* **[C51 Compiler]**  
  Corrected problems implicitly casting types in ternary statements.
* **[C51 Compiler]**  
  Enhanced performance of the run-time library and pointer operations for the Dallas Semiconductor 80C390 Contiguous Mode.
* **[C51 Compiler]**  
  Added ability to locate XDATA and CODE in regions other than 00:xxxx for the Dallas Semiconductor 80C390.
* **[C51 Compiler]**  
  Corrected various problems with initializations with Lx51 and bit objects.
* **[A51 Assembler]**  
  Corrected problems [synchronizing MPL Macros](http://www.keil.com/support/docs/2202.htm) while debugging.
* **[OHx51 Object File Converter]**  
  Added the **MERGE32K** directive which generates merged HEX files for hardware with 32K common areas. Refer to the Ax51 User's Guide, Chapter 9, Bank Switch Configuration for more information. In uVision2, select this option in Options for Target - Output - Merge32K HEX File.
* **[OHx51 Object File Converter]**  
  Corrected problems with Lx51 HEX file generation.
* **[uVision2 IDE]**  
  Added simulation support for Analog Devices MicroConverters.
* **[BETA RELEASE]**  
  [ISD51 In-System Debugger](http://www.keil.com/c51/isd51.htm) is a new target debugger that may be linked to user applications. Refer to **\C51\ISD51** for more information.
* **[BETA RELEASE]**  
  Added a new LX51 Linker-Level Optimization called [Linker Code Packing](http://www.keil.com/support/docs/2214.htm). This optimization analyzes and reduces total program size. In uVision2, enable this optimization in Options for Target - C51: Code Optimization: Linker Code Packing.
* **[BETA RELEASE]**  
  Added two new optimizations to the C51 Compiler that reduce program code size. In uVision2, enable these optimization in Options for Target - C51: Code Optimization: Level.
* **[BETA RELEASE]**  
  Added Linker [Disassembly Output File](http://www.keil.com/support/docs/148.htm). This output file contains the complete disassembly of your application complete with intermixed high-level source and all addresses. In uVision2, enable this option in Options for Target - Listing - Linker Code Listing.

### C51 Version 6.22 Release

* **[C51 Compiler]**  
  Corrected several problems that were introduced with Dynamic Register Allocation in Version 6.21.
* **[C51 Compiler]**  
  Added new examples for the const far memory type.
* **[C51 Compiler]**  
  Added support for the extended stack in the Analog Devices MicroConverters.
* **[Lx51 Linker]**  
  Added examples for **far const** memory with classic 8051 devices in **\C51\EXAMPLES\FARMEMORY\1MB CONSTANTS ON CLASSIC 8051**. These examples show how to use memory banking with text constants.

### C51 Version 6.21 Release

* **[C51 Compiler]**  
  Corrected several minor problems.
* **[C51 Compiler]**  
  Added the **MODDA** directive and library support for the Dallas 390 Math Accelerator.
* **[C51 Compiler]**  
  Added [dynamic register allocation](http://docs.google.com/c51/new_62x.htm) optimization which reduces program size and data usage.
* **[C51 Compiler]**  
  Added [switch/if path combination](http://docs.google.com/c51/new_62x.htm) optimization.
* **[C51 Compiler]**  
  Added optimization for [long 0 comparisons](http://docs.google.com/c51/new_62x.htm).
* **[C51 Compiler]**  
  Corrected several optimizer problems that were introduced in C51 V6.20.
* **[BL51 Linker]**  
  Corrected several minor problems.
* **[uVision2 IDE]**  
  Added simulation support for the Dallas Semiconductor 80C390 peripherals.

### C51 Version 6.20 Release

* **[C51 Compiler]**  
  Enhanced the **L51\_BANK.A51** file to support even larger code banking programs (up to 4MB).
* **[C51 Compiler]**  
  Added enhanced optimization for register variables.
* **[C51 Compiler]**  
  Added variable banking support for classic 8051 devices.
* **[uVision2 IDE]**  
  Added debug dialogs for classic 8051 devices.
* **[uVision2 IDE]**  
  Added four 64KB user memory areas (S:, T:, U:, and V:) that may be used when debugging.
* **[uVision2 IDE]**  
  Added functions or for special simulation capabilities (E2PROM, I2C communication, and so on).
* **[uVision2 IDE]**  
  Improved the Version Control (SVCS) Connection and corrected several problems with environment variables.
* **[uVision2 IDE]**  
  Added several new items to the Help Menu.
* **[uVision2 IDE]**  
  Added several project management enhancements.
* **[uVision2 IDE]**  
  Added numerous chips to the Device Database.
* **[uVision2 IDE]**  
  Added simulation support for the on-chip peripherals of the following devices (complete information is available in the �Vision2 Help Menu - Simulated Peripherals item.):
  + Infineon C504.
  + Infineon C505C.
  + Infineon C508.
  + Infineon C515A.
* **[uVision2 IDE]**  
  Added new debugging dialogs for MON51.

### C51 Version 6.14 Release

* **[C51 Compiler]**  
  Added examples to demonstrate the Dallas 390 contiguous mode (\C51\EXAMPLES\DALLAS 390).
* **[C51 Compiler]**  
  Added examples to demonstrate the Philips 51MX architecture 16MB support (\C51\EXAMPLES\PHILIPS 80C51MX).
* **[C51 Compiler]**  
  Added **far** memory (above 64K) support using the \C51\LIB\XBANKING.A51 configuration file.
* **[C51 Compiler]**  
  Added **far** memory examples for the 16MB memory space of the Analog Devices ADuC812 and for the AtmelWM 89C51RD E2PROM area (\C51\EXAMPLES\FARMEMORY).
* **[C51 Compiler]**  
  Added macros for absolute **far** memory access in **ABSACC.H**.
* **[Cx51 Compiler]**  
  Added the **INCDIR** directive where you may specify include paths.
* **[Ax51 Assembler]**  
  Added the **INCDIR** directive where you may specify include paths.
* **[uVision2 IDE]**  
  Added simulation support for the on-chip peripherals of the following devices:
  + Infineon C509.
  + Infineon C517A.
  + Infineon C515C.

### C51 Version 6.12 Release

* **[C51 Compiler]**  
  Removed the 256-symbol limit from OMF51 object files.
* **[C51 Compiler]**  
  Extended the length of C variable names to 256 characters.
* **[uVision2 IDE]**  
  Added simulation support for the on-chip peripherals of the following devices:
  + Atmel WM T87C5111.
  + Atmel WM T87C5112.

### C51 Version 6.11 Release

* **[C51 Compiler]**  
  Added the **ROM(512K)** and **ROM(D16M)** directives to select the contiguous modes of the Dallas Semiconductor 80C390. This directive must be used with the **OMF2** directive. Refer to **\C51\EXAMPLES\DALLAS390\README.TXT** for more information.

### C51 Version 6.10 Release

* **[C51 Compiler]**  
  Finalized support for the Philips 80C51MX.
* **[C51 Compiler]**  
  Finalized support for the Dallas Semiconductor 80C390.
* **[C51 Compiler]**  
  Added banking mode 4 to **L51\_BANK.A51** for user-provided bank switching macros.

### C51 Version 6.03 Release

* **[BETA RELEASE]**  
  Added support for the Philips 80C51MX, Dallas Semiconductor 80C390, and LX51 Extended Linker.
* **[C51 Compiler]**  
  Added the **OMF2** directive which causes the C51 Compiler to output object files for the LX51 Extended Linker. This new object file format supports 16MB code space for constants and 16MB xdata space and is required for extended 8051 device variants like the Analog Devices ADuC812, Dallas 390, and others.
* **[BL51 Linker]**  
  Added a new warning if your program CODE or XDATA exceeds the specified memory area size.
* **[uVision2 IDE]**  
  Added simulation support for the on-chip peripherals of the following devices:
  + Dallas 320/323/520/530.
  + Philips 80C552/554.
  + Temic 89C51RD2 (including on-chip E2PROM).
  + Temic 80C51CC02.
* **[uVision2 IDE]**  
  Integrated debugger interface for the Triscend E5 CSoC. Refer to **\C51\HLP\README\_FOR\_TE5\_UV2.TXT** for more information.

### C51 Version 6.02 Release

* **[C51 Compiler]**  
  Corrected several minor problems with Optimizer Level 9.
* **[uVision2 IDE]**  
  Added simulation support for the on-chip peripherals of the following devices:
  + Analog Devices ADuC812.
  + Philips LPC Devices.
* **[uVision2 IDE]**  
  Added simulation support for multiple DPTR registers.

### C51 Version 6.01 Release

* **[C51 Compiler]**  
  Added the **RET\_ISTK**, **RET\_PSTK**, and **RET\_XSTK** directives which unload the on-chip stack and use the reentrant stack for storing return addresses.  
    
  Refer to [The RET\_ISTK Directive](http://www.keil.com/support/docs/1434.htm), [The RET\_PSTK Directive](http://www.keil.com/support/docs/1435.htm), or [The RET\_XSTK Directive](http://www.keil.com/support/docs/1436.htm) for more information.
* **[C51 Compiler]**  
  Added ANSI library routines modf, strtod, strtol, and strtoul. Refer to the on-line compiler manual for more information.
* **[BL51 Linker]**  
  Modified the **CODE** and **XDATA** directives to allow address ranges. For example:  
  BL51 my\_prog.obj CODE(0x0000-0x3FFF, 0x8000-0xFFFF)
* **[BL51 Linker]**  
  Modified segment control directives to allow wildcards in segment names. For example:

BL51 my\_file.obj (CODE (?PR?\*?my\_file (0x100))Locates all program code segments in the module my\_file to address 0x100 and up.

* **[uVision2 IDE]**  
  Added debugger support for [MON51](http://www.keil.com/c51/mon51.htm).
* **[uVision2 IDE]**  
  Added simulation support for almost all 40-pin DIP devices (8051FC, RD, RD+, 8052, and so on).
* **[uVision2 IDE]**  
  Added support for syntax coloring in assembler code.
* **[uVision2 IDE]**  
  Added item in the context menu to insert the CPU register definition file.
* **[uVision2 IDE]**  
  Added context-sensitive help for library routines and error messages. To get help for a library routine, position the cursor on the function and press the **F1** key. To get help for an error or warning message, select the message and press the **F1** key.

### C51 Version 6.00 Release

* **[C51 Compiler]**  
  Added 3 new optimizer levels which shrink program size up to 15%.
  + Optimize Level 7 (Extended Access Optimization) uses DPTR for register variables. Pointer and array accesses have been optimized for both speed and code size.
  + Optimize Level 8 (Reuse of Common Entry Code) moves common function entry code to the beginning of a function which saves code memory. Optimize (8) is the new default optimization level for C51 Version 6.xx.
  + Optimize Level 9 (Common Block Subroutines) detects and packs multiple-instruction sequences into subroutines. This optimization is most efficient on large source files.
* **[C51 Compiler]**  
  Added specific header file support for almost all devices.
* **[C51 Compiler]**  
  Added configuration file (**\C51\LIB\CONF151.A51**) for the Intel 151.
* **[C51 Compiler]**  
  Updated the enum type to automatically adjust to 8 or 16 bits.
* **[C51 Compiler]**  
  Added dual data pointer support for Atmel devices (AT89S8252). Use the **MODA2** directive to enable dual data pointer support. Use the **NOMODA2** directive to disable support.
* **[C51 Compiler]**  
  Added dual data pointer support for Philips devices. Use the **MODP2** directive to enable dual data pointer support. Use the **NOMODP2** directive to disable support.
* **[C51 Compiler]**  
  Added dual data pointer support for Temic devices. Use the **MODP2** directive to enable dual data pointer support. Use the **NOMODP2** directive to disable support.
* **[C51 Compiler]**  
  C51 now ensures that register bank 0 is selected for interrupts declared without the **using** attribute. The instruction MOV PSW, #0 is added to these routines.  
    
  Previously, you were required to added the **using 0** attribute to high-priority interrupts when low-priority interrupts used a different register bank. This was the case for RTX51 Full and RTX51 Tiny applications.  
    
  If your application uses only register bank 0, you may use the **ONEREGBANK** directive to specify that the C51 compiler does not generate the additional MOV PSW, #0 instruction.
* **[A51 Assembler]**  
  Added C preprocessor support that expands text before the source file is assembled. Directives like **#if**, **#else**, **#endif**, and **#include** are supported in assembly source code (refer to the C51 User's Guide, Chapter 4). The **#include** file path is obtained from the **C51INC** environment variable.
* **[A51 Assembler]**  
  Added the following predefined Macros:
  + **\_\_FILE\_\_**: Name of the file being assembled.
  + **\_\_LINE\_\_**: Current line number in the file being assembled.
  + **\_\_TIME\_\_**: Time when the assembly was started.
  + **\_\_DATE\_\_**: Date when the assembly was started.
  + **\_\_STDC\_\_**: Defined to 1.
  + **\_\_A51\_\_**: Version number of the A51 Assembler (for example 600 for V6.00).
  + **\_\_KEIL\_\_**: Defined to 1.
* **[A51 Assembler]**  
  Added support for C-style sfr and sbit declarations. The A51 Assembler now accepts standard C-style register definition files. This allows you to use the same header files for your C and assembler source files. The following sfr and sbit declarations were added:  
  sfr P0 = 0x80;  
  sbit P0\_1 = P0^1;
* **[A51 Assembler]**  
  Added error output using the **\_\_ERROR\_\_** directive. For example:  
  IF CVAR1LEN > 10  
  \_\_ERROR\_\_ "CVAR1 LEN EXCEEDS 10 BYTES"  
  ENDIFOr using the C-style preprocessor.  
  #ifdef TESTVERS && RELEASE  
  #error TESTVERS GENERATED IN RELEASE MODE  
  #endif
* **[A51 Assembler]**  
  Added the **INCDIR** (abbreviation **ID**) directive where you may specify the paths to assembler include files. You may specify one or more paths to search when a **$INCLUDE** directive is processed. The search order for **$INCLUDE** is:
  + Current directory (typically, the folder of the uVision2 project file).
  + Paths specified with **$INCDIR**.
  + Path derived from the bin folder using **..\ASM** (**\C51\ASM**).

For example:$INCDIR (C:\C51\ASM)  
A51 STARTUP.A51 INCDIR (C:\C51\INC,C:\MYDIR)The search order for **#include** is identical to that used by the C51 Compiler.

* **[BL51 Linker]**  
  Added the **DISABLEWARNING** directive (abbreviation **DW**) which allows you to selectively disable linker warning messages. For example:  
  BL51 myfile.obj DISABLEWARNING (1,5)Disables warnings 1 and 5.
* **[BL51 Linker]**  
  BL51 now sorts and locates segments according to their length. This ensures fewer gaps in memory. Use the **NOSORTSIZE** directive (abbreviation **NOSO**) to disable this feature.
* **[BL51 Linker]**  
  Added the **SPEEDOVL** directive (abbreviation **SP**) which causes the linker to ignore references to constant segments that start with ?CO?. This speeds up the overlay process but may result in a lack of warnings with regard to constant segments. This could lead to problems if you use pointers to functions and do not manually specify the call tree references to the linker. Refer to [SPEEDOVL Directive](http://www.keil.com/support/docs/1445.htm) and [Application Note 129](http://www.keil.com/appnotes/docs/apnt_129.asp): Function Pointers in C51 for more details.  
    
  This directive may be useful for applications with complex pointer to function tables.
* **[BL51 Linker]**  
  Added the **RECURSIONS** directive (abbreviation **RC**) which allows you to specify the maximum number of recursive calls allowed before the linker aborts. The default number of recursions allowed is 10.  
    
  A recursive call generates the following linker warning:

\*\*\* WARNING L13: RECURSIVE CALL TO SEGMENTWhen the maximum number of recursions is exceeded, the linker responds with the following error:FATAL ERROR 232: APPLICATION CONTAINS TOO MANY RECURSIONS.To use this directive, enter the following on the linker command line or in the Misc box in uVision2.BL51 test.obj RECURSIONS (100)Note that the linker may run a long time to detect all recursions and remove the references. Unless you have specific reasons to change this setting, you should leave it at the default level of 10.

* **[BL51 Linker - Code Banking]**  
  Added the **NOAJMP** directive (abbreviation **NOAJ**) which disables use of the AJMP instruction in the inter-bank jump table in code banking programs. This option is required for 8051 derivatives which do not support the AJMP instruction.
* **[BL51 Linker - Code Banking]**  
  Added the **NOINDIRECTCALL** directive (abbreviation **NOIC**) which specifies that function pointers do not access functions outside the current code bank (in code banking programs). By default, in code banking programs the BL51 Linker inserts inter-bank calls into the call table for functions called through a function pointer. If your application uses function pointers and if you can ensure that indirect calls never cross a code bank you may use the **NOINDIRECTCALL** directive to save space in the call table.  
    
  Refer to [The Code Banking Mechanism](http://www.keil.com/support/docs/1059.htm) for more information about the scheme used by the BL51 Linker for code banking.
* **[BL51 Linker - Code Banking]**  
  Added the **NOJMPTAB** directive (abbreviation **NOJT**) which specifies that the call tree is not created for code banking applications. This feature is provided for developers who will create their own code banking scheme. This directive modifies the behavior of the BL51 Linker as follows:
  + The L51\_BANK.A51 code banking logic file is not required.
  + The jump and call instructions are not modified for banked functions.
  + No warnings are generated if a jump or call is made to another code bank.

If you use this directive you must ensure that the proper bank is selected before a call is performed. The BL51 Linker no longer selects the code bank.

## Example Programs

Example programs included in the **\C51\EXAMPLES** folder demonstrate how to use the uVision3 Project Manager and Debugger (see the uVision3 Quick Start Guide for details). Please refer to these if you are new to the tools and want to get started quickly.

## Device Database�

A unique feature of the Keil uVision3 IDE is the [Device Database�](http://www.keil.com/dd) which contains information about more than 1000 supported microcontrollers. When you create a new uVision3 project and select the target chip from the database, uVision2 sets all assembler, compiler, linker, and debugger options for you. The only option you must configure is the memory map.

As new devices become available, they are added to the database along with data sheets and header files. For information about adding your own chips to the database or about creating your own personal databases refer to the following knowledgebase articles.

* [Adding Custom Parts to the Device Database](http://www.keil.com/support/docs/1421.htm)
* [Creating Custom Databases](http://www.keil.com/support/docs/1645.htm)

## Peripheral Simulation

The uVision4 Debugger provides [complete simulation](http://www.keil.com/uvision/db_sim_prf_peripherals.asp) for the CPU and on-chip peripherals of most embedded devices. To discover which peripherals of a device are supported, in uVision4 select the Simulated Peripherals item from the Help menu. You may also use the web-based [Device Database�](http://www.keil.com/dd). We are constantly adding new devices and simulation support for on-chip peripherals so be sure to check Device Database� often.

## Technical Support

At Keil Software, we are dedicated to providing you with the best development tools and technical support. That's why we offer numerous ways you can get the technical support you need to complete your embedded projects.

* [**Technical Support Knowledgebase**](http://www.keil.com/support/knowledgebase.asp)  
  More than 2500 technical support questions and answers are available in the Support Solutions Knowledgebase. When a new question arises, it is added to the knowledgebase which is continuously published to the Web. This enables you to get technical support at times when our support staff is unavailable.
* [**Application Notes**](http://www.keil.com/appnotes)  
  Numerous Application Notes help you decipher complex features and implement robust applications.
* [**Example Programs and Files**](http://www.keil.com/download)  
  Utility programs, example code, and sample projects are regularly added to the Download File section of the web site.
* [**Discussion Forum**](http://www.keil.com/forum)  
  Post questions, comments, and suggestions to the Keil Software Discussion Forum and interact with other Keil users around the world.
* [**Contact Technical Support**](http://www2.keil.com/support/silver)  
  Describes how to contact the Technical Support.

Many of the features of our Technical Support Knowledgebase and Web Site are the results of your suggestions. If you have any ideas that will improve them, please [give us your feedback](http://www.keil.com/support/feedback.asp)!

## Contact Details

If you experience any problems or have any questions about this product, contact one of our [distributors](http://www.keil.com/distis) or offices for assistance.

| **In the USA...**  **ARM, Inc.**  4965 Preston Park Blvd, Suite 650  Plano, TX  75093  USA  800-348-8051 - Sales  972-312-1107 - Support  972-312-1159 - Fax  [sales.us@keil.com](mailto:sales.us@keil.com) - Sales E-Mail |  | **In Europe...**  **ARM Germany GmbH**  Bretonischer Ring 16  D-85630 Grasbrunn  Germany  +49 89 456040-0 - Sales  +49 89 456040-24 - Support  +49 89 468162 - Fax  [sales.intl@keil.com](mailto:sales.intl@keil.com) - Sales E-Mail |
| --- | --- | --- |

Copyright � 2016 ARM Ltd and ARM Germany GmbH.

All rights reserved.

Visit our web site at [www.keil.com](http://www.keil.com).